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ABSTRACT 
Analog Methods for Power System Analysis and Load Modeling 
Anthony S. Deese 
Chikaodinaka Nwankpa, Ph.D. 
 
This dissertation explores how and why analog computation may be utilized to study 
several aspects of power system load behavior.  An analog computer is one which utilizes 
continuous electrical signals instead of discrete bits, 0’s and 1’s, to represent numerical 
values.  Generally, it is utilized to solve a set of complex nonlinear differential equations: 
a process referred to as analog emulation.  In the first chapters, this work examines how 
load may be represented in a modern analog computer designed to emulate the behavior 
of a multi-bus power system and perform fast power-flow analysis.  Focus is placed on 
the design, testing, and fabrication of a printer circuit (PC) board for this purpose.  In 
later chapters, it examines the effect of system size and model complexity on analog and 
hybrid (combination of analog and digital hardware) computation times.  Focus is placed 
on static security analysis (SSA) as well as a method to minimize these computation 
times through reduced actuation and data acquisition.  In the final chapters, this work 
examines how analog hardware may be utilized to perform measurement-based 
composite load modeling.  Focus is placed on the theory, design, and testing of an analog 
circuit to estimate the parameters of an assumed load model from network observation.  
The accuracy of a power-flow analysis is only as accurate as the models and parameters 
that it utilizes.  For this reason, the utilization of analog hardware to both represent load 
in power-flow analysis (state determination) and model load behavior (parameter 
estimation) are addressed in this dissertation. 
 xiii
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CHAPTER 1: INTRODUCTION 
1.1. OVERVIEW 
To solve a set of nonlinear expressions with no closed-form solution, the use of 
digital simulation (generally a software implementation of iterative numerical techniques 
like the Newton-Raphson) is popular [1].  And although the methods yields precise 
results, the length of time required to simulate a solution is dependent on the number and 
complexity of these expressions [2]. 
For the same purpose, analog computers use emulation.  In this method, a nonlinear 
system model is implemented as a set of reconfigurable analog circuits [3].  This 
hardware is then actuated, initialized, and allowed to settle to a constrained solution [4].  
The user acquires results through observation of this hardware via voltage and current 
measurement devices [4].  Because this method abandons the user of iterative numerical 
techniques, the length of time required to solve these expressions (this excludes the 
effects of actuation and data acquisition) is fully controllable and independent of the 
system model [3, 4].  Analog computation has potential to perform many types of 
nonlinear analysis significantly faster than is possible digitally; however, its popularity 
has traditionally been limited by a need for manual actuation and data acquisition [5, 6]. 
This dissertation explores how and why analog computation may be utilized to study 
several aspects of power system load behavior.  In the first chapters, this work examines 
how load may be represented in a modern analog computer designed to emulate the 
behavior of a multi-bus power system and perform fast power-flow analysis.  Focus is 
placed on the design, testing, and fabrication of a printer circuit (PC) board for this 
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purpose.  In later chapters, it examines the effect of system size and model complexity on 
analog and hybrid (combination of analog and digital hardware) computation times.  
Focus is placed on static security analysis (SSA) as well as a method to minimize these 
computation times through reduced actuation and data acquisition.  In the final chapters, 
this work examines how analog hardware may be utilized to perform measurement-based 
composite load modeling.  Focus is placed on the theory, design, and testing of an analog 
circuit to estimate the parameters of an assumed load model from network observation.   
In this work, the term “variable” is used to describe changing values such as bus 
voltage magnitude ( V
r
) and real power flow (P), while the term “parameter” is used to 
describe constant values (or those assumed to be constant) such line reactance (X) and 
motor damping (D).  
1.2. BACKGROUND 
1.2.1. Load Modeling 
The purpose of a terrestrial power system is to reliably provide electric power to its 
customers and allow them to operate all the devices that make modern life possible: 
electric machines, appliances, lighting, personal electronics, etc.  The collection of these 
devices is known as load.   
The definition of load is dependent on the type of analysis desired.  For example, 
steady-state analysis of a power system requires a definition of load different from that 
used in transient studies.  It is also dependent on the position of the observer, or the point 
from which the observer monitors the network.  In a power system, load is constantly 
changing as a result of multiple factors, including customer actions and internal behavior.  
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As the observer moves closer to the customer, these variations become more pronounced 
and their importance to an accurate load definition grows [7]. 
Load behavior is described in terms of power demand.  However, because the 
instantaneous demand of an individual load is in constant flux, it provides a poor 
description for use in power system analysis.  The maximum power demanded by a load 
in a given time period, or maximum power demand, is considered a more suitable 
alternative, predominantly because it provides a constant load value.  However, for a 
single load, maximum power demand often represents a brief spike in consumption and 
provides a description not indicative of the load’s normal operation [7]. 
Although loads in a power system generally exhibit predictable trends over long 
periods of time (ex. days, months, years), variation in the short term is assumed to be 
random and uncorrelated to that of its neighbors.  Therefore, as predicted by the law of 
large numbers in probability theory, the aggregate variation in power demand for a group 
of loads over a short time period generally decreases with the group’s size [8].  The use 
of maximum power demand is considered more appropriate to describe the behavior of a 
group of loads than to describe their individual behaviors [7].  For this reason, load 
behavior is traditionally described in terms of maximum aggregate power demand over a 
given time period.   
Positively, an aggregate definition facilitates the use of maximum power demand to 
describe a varying load and simplifies the topology of the analyzable power system  
through the creation of aggregate load buses [1].  However, it also neglects the behavior 
of the individual loads, reduces the scope of the analysis, and narrows the observer’s field 
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of view.  Any states and non-linear behavior occurring beyond the load bus are not 
considered [7].   
More advanced power system load models are generally divided in to two categories: 
measurement-based & component-based.  In the measurement-based approach, recording 
instrumentation is used to monitor and record load response when a disturbance is either 
applied or occurs naturally [9].  Then, advanced mathematical techniques are applied to 
the measurement data to derive best-fit coefficients for an assumed model structure [9].  
Static and dynamic load-voltage characteristics, response of the load to change in bus 
voltage magnitude, are observed through manipulation of the load bus voltage via 
changes in transformer tap settings [10].  Observation of load-frequency characteristics, 
however, can be more difficult.  It requires that the load be isolated from the power 
system and supplied by a controllable-frequency AC source.   
The component-based approach was developed by the Electric Power Research 
Institute (EPRI) through several research projects in the late 1970’s [10, 11].  In it, the 
load supplied at a bulk power delivery point, generally a voltage regulating transformer 
or substation, is categorized in to classes such as industrial, commercial, and residential 
[10].  Available load information is then collected from research, marketing, billing 
records, and other sources and utilized to assemble a sufficiently detailed load model 
from a set of pre-defined components such as motors, compressors, furnaces, lighting, 
and air conditioning [9].  This is illustrated in Figure 2.  The behavior of each component 
is unique and defined by a set of mathematical expressions / independent parameters. 
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Figure 3: Breakdown of Component-Based Modeling Approach [10] 
 
Component and measurement-based models provide a more accurate description of 
customers’ power demand through the consideration of internal load behavior and, 
consequently, facilitate more reliable analysis results [9]. 
It is proposed by Hill et al [12] that for both of these approaches, there exist three 
basic questions which must be answered: 
 
• What is the appropriate structure of the aggregated load? [12] 
• How should the load model parameters be identified? [12] 
• Does the load model thus built have good generalization capability? [12] 
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The degree of certainty to which the researcher is able to answer these questions is 
directly proportional to the quality of the resulting load model [12].   
1.2.2. Power-Flow Analysis 
The results of power-flow analysis are very important in the evaluation, control, and 
planning of an electric network.  The analysis, also known as load-flow, provides a 
comprehensive description of the system including its state and the complex power flow 
at each network bus [1]. 
A set of algebraic constraints (g), referred to as the power-flow equations, describe 
the steady-state behavior of the power system.  A constrained operating point (x*) is one 
which satisfies these expressions for a defined set of input parameters (u) [13].  Refer to 
(1.1). 
 
 set of algebraic power system constraint equations=g  
 * constrained operating point / state=x  
 array of power network parameters / input=u  
 ( )*0 g ,= x u  (1.1) 
 
In dynamic power-flow analysis, the power system is described by a set of 
differential-algebraic equations, including the network constraints and a set of differential 
expressions (f) describing component dynamics.  The goal is to find the response of the 
system, in the time-domain, to one or more disturbances.  Refer to (1.2) and (1.3).  It is 
assumed that these disturbances are large enough to cause the system to leave its linear 
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range and prevent the utilization of pseudo steady-state techniques, such as equal area 
criterion [1]. 
 
 set of differential power system expressions=f  
( ) state of the power system at time t t=x  
 ( )( ): 0 g ,t t∀ = x u  (1.2) 
 ( )( )f ,d t
dt
=x x u  (1.3) 
 
For power-flow analysis, no closed-form solution exists.  Because a power system 
exhibits non-linear behavior, its system constraints (g) cannot be solved algebraically.  
Generally, numerical techniques such as the Newton-Raphson are utilized to find a 
solution iteratively.  This search, referred to as numerical simulation, begins from an 
estimated initial condition x0, moves within the nx-dimensional space as defined by an 
update expression, and ends once the state enters the solution space.  An example, the 
Newton-Raphson update expression for static power-flow analysis, is presented in (1.4) 
[1]. 
 1system state vector,  through nx x= xx  
 number of system statesn =x  
 ( )  iteration of  in numerical power flow calculationm thm=x x  
 
( )  iteration of  by  Jacobian matrix, utilized in Newton-Raphson
power flow calculation
m thm n n= x xJ K
K
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 ( ) ( )
( )( )
( )
( )( )
1
1
1
,
,
m
m m m
m
−−
−
⎛ ⎞∂⎜ ⎟= − ⎜ ⎟∂⎝ ⎠
g x u
x x g x u
x
J
1442443
 (1.4) 
 
The number of basic math operations (addition, subtraction, multiplication, or 
division of two vector / matrix elements) required to perform an analysis is known as its 
numerical complexity.  For power-flow, numerical complexity is dependent on several 
factors including: 
 
• System Size -- The state of a power transmission network (this excludes 
component behavior) is described by the complex voltage at each bus.  
Consequently, the length of the system state array (nx) increases linearly with the 
number of system buses (n).  Because the numerical complexity of a single 
Newton-Raphson iteration increases quadratically with the size of the nx by nx 
Jacobian matrix, system size affects power-flow analysis similarly.  Refer to (1.5). 
• Component Models -- Advanced models such as the two-axis generator and 
component-based load describe the internal behavior of system components not 
addressed in the basic transmission network model (this is referred to in previous 
bullet point).  Consequently, they require additional state variables.  The length of 
the system state array (nx) increases with the level of detail utilized in these 
component models.  This affects the numerical complexity of a single Newton-
Raphson iteration and the power-flow analysis overall.  Refer to (1.5). 
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• Type of Analysis -- In dynamic power-flow analysis, a constrained solution (x*) 
is calculated for each discrete time-step.  Consequently, the numerical complexity 
of the power-flow analysis increases linearly with the number of discrete time 
steps considered (K).  Refer to (1.7) and note that further information regarding 
the application of such methods to dynamic power-flow analysis is presented in 
Appendix A. 
 
 number of basic math operations required to perform power flow analysis, 
          also known as numerical complexity
PFlown =  
 
abstract parameter reflecting the level of detail utilized in power system component-
      modeling, ex. for simple model 0, for detailed model 0
d
d d
=
≈ >>  
 
number of discrete time steps considered in power-flow analysis, ex. for steady-state
       1, for dynamic 1
K
K K
=
= >  
 ( )2PFlown n∝  (1.5) 
 ( )2PFlown n d∝ ∝x  (1.6) 
 PFlown K∝  (1.7) 
 
Simulation methods do not yield an exact solution.  It is the responsibility of the user 
to define the shape and size of the solution space through a stopping criterion or threshold 
function.  Any state within the solution space is regarded as “sufficiently accurate.”  The 
Newton-Raphson method generally uses a spherical solution space with constant radius 
(εStop).  A sample stopping criterion is shown in (1.8) [1, 14]. 
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 user-defined stopping threshhold for numerical power flow calculationStopε =  
 ( ) ( )( ) ( )*
2
: ,m m mStopε∃ < → =x g x u x x  (1.8) 
 
In this dissertation, digital simulation is equated with the use of the Newton-Raphson 
method.  This method is widely accepted and utilized in many commercial power-flow 
packages such as PowerWorld [1, 14]. 
1.2.3. Computation Methods 
The term computer is used to describe any electronic device designed to accept data, 
perform prescribed mathematical and logical operations at high speed, and display the 
results of these operations [15].  For digital computation, data is represented as a 
sequence of binary digits, each of which corresponds to a single discrete (high or low) 
voltage.  This technology has advanced significantly in the past twenty years, largely due 
to the popularity of personal computing.  It is user-friendly and capable of yielding 
precise results efficiently [16].  Although analog computing has potential to perform the 
same mathematical and logical operations at a higher speed, its wide-spread use has 
traditionally been limited by the need for manual actuation and data acquisition [3, 4, 6, 
16].  In analog computation, each piece of data is represented physically as a single 
continuous voltage.   
Power-flow analysis is currently dominated by the use of digital simulation, a 
software implementation of numerical techniques like the Newton-Raphson.  The method 
is fast in comparison to hand calculations and allows the practical implementation of 
numerical techniques that previously had none [10].  And although the method yields a 
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precise result, the length of time required to simulate a solution, like nPFlow, depends on 
several factors, including the size of the system [3].  Refer to (1.5) through (1.7).  This is 
problematic because terrestrial power systems are typically very large, and fast 
simulation of such systems requires expensive and highly parallel digital hardware [3]. 
To solve a set of complex non-linear equations, like those describing power system 
behavior, analog computers use emulation.  In this method, a non-linear system model is 
implemented as a set of reconfigurable analog circuits.  The collection of these circuits, 
referred to as the emulator, is then initialized and allowed to settle to a constrained 
solution (x*).  This allows the user to observe the steady-state or transient behavior of the 
system [3, 4].  Because this method abandons the use of iterative numerical techniques, 
emulation time is fully controllable and independent of system size (n), level of detailed 
utilized in component modeling (d), and type of analysis (static vs. dynamic). 
For the first analog computers, hardware actuation and data acquisition were 
performed manually.  System configuration required the user to turn knobs, physically 
connect nodes, and replace components such as resistors.  System observation, similarly, 
required the user to make physical voltage and current measurements [6, 17].  Many 
modern analog computers, however, utilize an automated system actuation and data 
acquisition scheme [4].  The presence of analog hardware is masked from the user 
completely, allowing him or her to efficiently manipulate the system and acquire results 
through a graphical user interface (GUI).   
1.2.4. Security Studies 
A power system is expected to provide highly reliable service.  System security 
involves practices designed to help operators keep the system operating when 
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components fail [2].  Because the specific times at which initiating events that cause 
components to fail are unpredictable, the system must be operated at all times in such a 
way that it will not be left in a dangerous condition should any credible initiating event 
occur [2].  In addition to system monitoring, one security function is contingency analysis 
[2, 18, 19]. 
Contingency analysis examines all “credible outages”, one by one, in sequence to 
determine what system configurations may be vulnerable to violation of operational 
limits or loss of stability [2].  Given the use of digital simulation, this analysis often 
requires significant computation time, for two reasons.  First, to determine the effect of 
each outage, the constraints shown in (1.1) must be solved.  For large systems, this 
process itself requires significant computation.  Second, the number of “credible outages” 
is often even very large.  This effectively amplifies the computational intensity.  
Therefore, without the use of a reduced contingency set or simplified system models, 
these analyses will require significant computation time when performed digitally [3, 18]. 
This is not a problem if the results of a given contingency analysis are utilized for 
hours or days; however this is not the case.  The state and configuration of a power 
system are constantly changing due to factors such as the environment and consumer 
demand.  Contingency analysis is an ongoing process essential to the secure operation of 
a power system [2, 18, 19]. 
1.3. MOTIVATION 
Today the world faces a growing energy crisis.  The price of crude oil has risen more 
than 400% since 1998, drastically inflating the price of both gasoline and electric power 
(MWh) [20].  And, in this time, the environmental effects of our global reliance on fossil 
 13
fuels have also become increasingly evident.  The Northern Atlantic has experienced a 
20% increase in destructive category 4 and 5 hurricanes over the last decade [21].  
Meanwhile, a trend of local climate destabilization has continued to grow.  One instance 
is the desertification of Northern Darfur, a major cause of the political unrest and crimes 
against humanity occurring in that area [22]. 
Countries, like the United States, are struggling to reverse these economic, political, 
and environmental effects in several ways [23]: 
 
• Increase generation of power from renewable sources. 
• Reduce dependence on foreign oil. 
• Reduce pollution from personal transportation and electric power generation. 
 
To achieve these goals, the development of renewable energy source and hydrogen fuel 
cell technologies is essential.  These technologies promise to change the way electric 
power is generated and energy is stored, as well as: 
 
• Increase power flow -- Because these technologies rely on electricity to transmit 
energy, their popularity corresponds decreased distribution of petroleum-based 
fuels and increased power flow within electric grid. 
• Increase transmission losses -- Because the renewable energy-based generation 
(ex. wind) generally requires the abundant space only rural areas offer, these units 
are often located farther (in comparison to traditional generators) from large urban 
load centers and incur heavier transmission losses. 
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• Increase stress on transmission network. 
 
Unlike petroleum-based fuels, hydrogen fuel can be generated and distributed within a 
given locality, eliminating the costs associated with fuel transportation over long 
distances by train, truck, or tanker [24].  In such a fuel scheme, the national power grid 
would supply energy to the country's millions of automobiles, in addition to traditional 
residential, commercial, and industrial loads [24].  Refer to Figure 1. 
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Figure 1: Effect of Emerging Energy Technologies on National Power Grid / Energy 
Network 
 
As stress on the network grows, it becomes increasingly difficult to maintain its stable 
and efficient operation.  To do so, less conservative operating techniques are required.  
Generally, these techniques rely on the results of real-time power-flow analysis and 
utilization of more accurate / detailed component models. 
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1.4. PROBLEM STATEMENT 
For power-flow analysis, the use of digital simulation is popular.  The method is 
precise and requires the user to have little, or no, understanding of the underlying 
numerical techniques.  However, the length of time required to simulate a system 
digitally is variable and dependent on several factors including system size (n), level of 
detailed utilized in component modeling (d), and number of discrete time-steps 
considered (K).  This is problematic because: 
 
• Terrestrial power systems are typically very large, and fast simulation of such 
systems requires expensive and highly parallel digital hardware [3].  Refer to (1.5) 
• More detailed models provide a more accurate description of component behavior 
and facilitate more reliable analysis results; however, because they slow digital 
simulation, are rarely utilized [10].  Refer to (1.6). 
• Transient analyses provide information, such as critical clearing times, not 
available from steady-state types; however, because they require extensive 
simulation time, are rarely utilized [13].  Refer to (1.7) 
 
For analog computation, the length of time required to emulate a solution (this 
excludes the effects of actuation and data acquisition) is fully controllable and 
independent of the aforementioned factors.  Analog emulation is well suited for fast 
power system analysis and especially advantageous over simulation for transient studies, 
the analysis of very large systems, and utilization of complex component models [3, 10, 
19]. 
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In digital simulation, aggregate models are generally used to represent load behavior 
while other components such as generators, transmission lines, and transformers are 
represented individually.  The use of advanced load models, like the measurement-based, 
has the greatest potential both to increase the accuracy of the system model and, 
unfortunately, lengthen digital computation time.  For this reason, emulation is 
particularly applicable to power-flow analyses in which these advanced load models are 
used.  The method presents a means for their utilization without a significant reduction in 
computation speed. 
1.5. DELIVERABLES 
This dissertation will examine how analog computation may be utilized to study 
power system load behavior.  The following topics will be addressed: 
 
• How is analog computation applied to power-flow analysis? 
• In this application, how is load behavior represented? 
• What is the effect of actuation and data acquisition on analog computation time? 
• How can analog hardware be utilized to perform measurement-based load 
modeling? 
 
The goal of this dissertation is to demonstrate to the reader the advantages of an analog 
approach to power system load studies over digital and how to implement this analog 
approach. 
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1.6. ORGANIZATION OF DISSERTATION 
This dissertation begins with a general discussion of load modeling including 
aggregate component / measurement-based composite types.  It continues, in Chapter 3, 
with a discussion of analog emulation and its application to power-flow analysis.  In 
Chapter 4, these two topics are combined, and the utilization of analog emulation to 
mimic aggregate load behavior is addressed.  In Chapter 5, the dissertation examines the 
application of analog computation to power system static security analyses (SSA).  Focus 
is placed on the role of actuation and data acquisition.  In Chapter 6, the paradigm is 
reversed.  As opposed to utilizing analog hardware to mimic a pre-defined load behavior, 
analog hardware is utilized to create a load model from system observation.  The 
accuracy of a power-flow analysis is only as accurate as the models and parameters that it 
utilizes.  For this reason, the utilization of analog hardware to both represent load in 
power-flow analysis (state determination) and model load behavior (parameter 
estimation) are addressed in this dissertation. 
CHAPTER 2: LOAD MODELING 
This chapter addresses power system load modeling.  It begins with a discussion of 
aggregate load modeling: a method in which the behavior of a group of loads is 
approximated by their maximum aggregate power demand over a given time period [7].  
This is a complicated issue because a typical load bus is composed of a large number of 
devices such as fluorescent and incandescent lamps, refrigerators, heaters, compressors, 
motors, furnaces, etc [10].  Aggregate models neglect the behavior of individual loads, 
significantly reducing the complexity of the non-linear system.  However, it also reduces 
the scope of the system analysis and narrows the observer’s field of view [7].  Aggregate 
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load models are commonly used in digital simulation to minimize computation time.  
Further background on aggregate load modeling is presented in Section 1.2.1.  Latter 
sections discuss more advanced load modeling techniques such as measurement and 
component-based. 
2.1. NETWORK BEHAVIOR 
The state of an n-bus power system is generally described by the complex voltage at 
all network buses.  From the state, any other value such as total system power loss may 
be calculated.  Note that complex values are denoted by the arrow hat and vector/matrix 
values are denoted by a bold font. 
 
 complex voltage at bus iV i=
r
 
 Re Im iji i i iV V jV V e
θ= + =r r  (2.1) 
 
The following variables are referenced above: real bus voltage at bus i (ViRe), imaginary 
bus voltage at bus i (ViIm), voltage magnitude at bus i (|Vi|), and voltage angle at bus i (θi) 
[1].  
The configuration of a transmission network is generally described by a network 
admittance matrix.  The elements of this matrix represent the admittance between 
network buses. 
 
 network admittance matrixBus =Yr  
  element ( , ) of  Bus BusikY i k= Y
r r
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 Bus Bus Busik ik ikY G jB= +
r
 (2.2) 
 
The following parameters are referenced above: network conductance (GikBus) and 
network susceptance (BikBus) [1]. 
Flow defines the total power conducting from a bus i to all adjacent buses.  It is 
expressed as a function of the bus voltages and network admittances in (2.4) and (2.5).  
 
  complex power flow from bus iS i=
r
 
 i i iS P jQ= +
r
 (2.3) 
 ( ) ( )
1
: cos sin
N
Bus Bus
i i k ik i k ik i k
k
i P V V G Bθ θ θ θ
=
⎡ ⎤∀ = − + −⎣ ⎦∑  (2.4) 
 ( ) ( )
1
: sin sin
N
Bus Bus
i i k ik i k ik i k
k
i Q V V G Bθ θ θ θ
=
⎡ ⎤∀ = − − −⎣ ⎦∑  (2.5) 
 
The following variables are referenced above: real power flow (Pi) and reactive power 
flow (Qi). 
2.2. AGGREGATE MODEL 
2.2.1. Forecasting 
Power-flow analysis is often used in economic dispatch, network planning, and the 
formulation of new system control schemes.  For these applications, it is essential to 
accurately predict the power demand of all loads within the network.  This prediction, 
known as a load forecast, is normally based on several factors including time, load type, 
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and environmental factors (ex. residential load in urban area on cold night).  The 
forecasts are divided in to three categories [25]: 
 
• Short-term  -- forecast from one hour to one week ahead, predominantly based on 
time factors and accurate weather prediction. 
• Medium -- forecast from one week to one year ahead, based on a combination of 
factors utilized in short and long-term predictions. 
• Long-term -- forecast more than one year ahead, predominantly based on 
historical load and weather data as well as economic and demographic factors. 
 
Weather has the most significant effect on short-term load forecasting.  Customer 
behavior changes with many factors including temperature, humidity, and the presence of 
precipitation.  For example, hot and humid weather prompts the use of air conditioning 
and boosts peak power demand.  Snow, on the other hand, prevents many from 
commuting to work and varies the composition of loads from that typically seen between 
8:00am and 5:00pm.  A survey published in [26] indicated that advances in radar 
technology and meteorology have increased the dependence of short-term load 
forecasting on weather-related factors.  Of the 22 research facilities considered: 3 
perform load forecasting with consideration of solely weather-related parameters, 3 use 
only temperature and humidity, while 13 utilize temperature alone [25]. 
For medium and long-term load forecasts, the end-use and econometric approaches 
are broadly used [25].  Accurate weather prediction is not available in this time frame, 
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and system operators generally utilize a combination of historical data and economic / 
demographic information as a supplement. 
The end-use approach estimates energy consumption through the use of extensive 
information on end-use and end-users, aka. customers [25].  For a residential load, this 
includes number and types of appliances used in an area, size of houses, age of residents, 
etc [25].  End-use models focus on the utilization of electricity and describe power 
demand in terms of the number and types of appliances in the market [25].  They are 
based on the principle that load behavior is dictated by the customer’s need for lighting, 
cooling, heating, refrigeration, etc [25].  If the demographic information utilized in the 
load forecast is accurate, the method provides reliable results [25].  Unfortunately, 
however, this is not always the case.  End-use models rely little on historical data, but 
require extensive knowledge about the customer base [25]. 
The econometric approach combines economic theory and statistical techniques to 
forecast power demand [25].  It estimates the relationships between energy consumption 
and influencing factors via the least-squares or time-series method [25].  Econometric 
models focus on the creation of a function, derived from historical data, which may be 
utilized to predict aggregate power demand [25].  Like the end-use model, the accuracy 
of this approach is dependent on the availability of sufficient and accurate input.  A 
combination of the two approaches, econometric and end-use, is popular.  It requires the 
introduction of a behavioral component to the end-use equations [25]. 
Time affects customer behavior in both the short and long-term [25].  Throughout the 
day, power demand follows predictable patterns, generally peaking in the afternoon or 
evening and reaching a minimum in the early morning [25].  This trend differs day to 
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day, although the greatest difference is observed between weekdays and weekends / 
holidays [25].  Refer to Figure 2 and Figure 3.   
 
 
Figure 2: Power Demand vs. Day of the Week for National Grid Electric Utility (Provider 
to UK and Wales) for 1/31/08 - 2/7/08  
http://www.nationalgrid.com/uk/Electricity/Data/Realtime/Demand/Demand8.htm 
 
 
Figure 3: Power Demand vs. Hour of the Day for National Grid Electric Utility (Provider 
to UK and Wales) for 2/7/08  
http://www.nationalgrid.com/uk/Electricity/Data/Realtime/Demand/demand24.htm 
 
Throughout the year, the nature of these trends also varies.  As an example, during the 
summer electric lighting is generally not needed till after 9:00pm, more children and 
teenagers spend their days at home, and fewer people work on Mondays and Fridays.  
This has a significant effect on the shape of the power demand curve [25].   
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2.2.2. Static Behavior 
The most basic definition of power system load behavior is expressed in terms of 
maximum aggregate power demand at the load bus in a given time period.  This value is 
generally derived from system measurement or the load forecasting techniques described 
in Section 2.1. . 
 
 maximum aggregate power demand at the load bus DemiS i=
r
 
 
A second variable, power injection (SiInj), has a complex value equal to that of demand 
(SiDem) with an opposing direction of flow.  Refer to Figure 4 and (2.6). 
 
  complex power injection at bus InjiS i=
r
 
 Inj Demi iS S= −
r r
 (2.6) 
 Inj Inj Inji i iS P jQ= +
r
 (2.7) 
 
The following variables are referenced above: real power injection (PiInj) and reactive 
power injection (QiInj) at bus i. 
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Figure 4: Direction of Power Flow, Injection, and Demand at Load Bus i 
2.2.3. Dynamic Behavior 
The transient response of most power system loads is very fast in comparison to that 
of a generator (this does not apply to small distributed generating units).  Consequently, 
the use of static load models is often appropriate for dynamic studies.  However, there are 
many cases in which it is necessary to account for the dynamics of load components such 
as the study of fast transients associated with switching actions, inter-area oscillations, 
and voltage stability [10].   
Typically, motors account for 60% to 70% of the total power demand in a system and 
their dynamics are the most significant aspects of transient load behavior system-wide 
[10].  For this reason, the dynamic behavior of aggregate type loads is often based on that 
of induction motors.  Refer to (2.8). 
 
 electrico-magnetic torqueeT =  
 load torquemT =  
 angular speed of the rotorrω =  
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 combined inertia constant of both motor and loadH =  
 ( )1
2
r
m e
d T T
dt H
ω −= −  (2.8) 
 
The dynamic reactive load model utilized in this work is presented in [27].  It was 
developed via measurement-based approach utilizing data collected from two 230/69kV 
Pennsylvania Power and Light (PP&L) Company substations.  Example data is presented 
in [27].  In that work, the authors discuss the significant contribution of the capacitor 
bank to reactive load after a voltage drop and a model to capture its exponential recovery 
following a disturbance [27].  This measurement-based model is shown in (2.9) through 
(2.18). 
 
 recovery rate constant of voltage magnitudeMagiβ =  
  recovery rate constant of voltage angleAngiβ =  
 ( )i Mag Inji i id V Q Qdt β= − −
r
 (2.9) 
 ( )Ang Inji i i id P Pdtθ β= − −  (2.10) 
2.3. COMPOSITE MODEL 
For some applications, it is desirable to utilize a description of static load behavior 
more detailed than maximum power injection.  Traditionally, an exponential composite 
model is utilized.  Refer to (2.11) and (2.12) [10]. 
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 0  nominal real power injection at bus iP i=  
0  nominal reactive power injection at busiQ i=  
 0 nominal bus voltageV =  
 , exponent for 
Inj
P i iPα =  
 , exponent for Q
Inj
Q i iα =  
 
,
0
0
P i
Inj i
i i
VP P
V
α⎛ ⎞= ⎜ ⎟⎝ ⎠
r
 (2.11) 
 
,
0
0
Q i
Inj i
i i
VQ Q
V
α⎛ ⎞= ⎜ ⎟⎝ ⎠
r
 (2.12) 
 
When αP,i and αQ,i are equal to 0, 1, or 2, the expression describes constant power, 
constant current, and constant impedance behavior respectively [10].  For aggregate 
loads, their values depend on the combined characteristics of the components at the load 
bus and do not necessarily take on an integer value [10].  In a physical power system, the 
exponent αP,i generally ranges between 0.5 and 1.8 while αQ,i is typically between 1.5 and 
6.0 [10].  It should be noted, however, that magnetic saturation of distribution 
transformers and motors cause αQ,i to vary as a nonlinear function of voltage [10].  This 
is not observed for αP,i. 
In some cases, the power injection at the load bus is described by several, as opposed 
to one, exponential term.  This is known as the polynomial model and is shown in (2.13) 
and (2.14) [10]. 
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 ,  coefficient for polynomial representation of  
th Inj
k i ip k P=  
 ,  coefficient for polynomial representation of  
th Inj
k i iq k Q=  
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This model is commonly known at the ZIP model because the first three terms represent a 
constant power injection, constant current injection, and constant impedance [10].  The 
composition / scaling of the load is defined by pk and qk. 
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Frequency dependence is usually represented as an additional coefficient in the static load 
model [10].  An example is presented in (2.17), where ∆fi represents variation (from the 
nominal) voltage frequency and Kpf,i is a user-defined coefficient.  A similar expression is 
utilized for QiInj. 
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In this work, a basic description of the ZIP static model is used.  Refer to (2.18) through 
(2.21). 
 
 constant power injection from bus  (ZIP)zipiS i=
r
 
constant current injection from bus  (ZIP)zipiI i=
r
 
 constant admittance at bus  (ZIP)zipiY i=
r
 
 ( ) ( )( )0 1* * 2Inj Inj Inj zip zip zipi i i i i i i i iS P jQ S V I V Y V⎡ ⎤ ⎡ ⎤ ⎡ ⎤= + = − + +⎣ ⎦ ⎣ ⎦⎣ ⎦r r r r r r r  (2.18) 
 zip zip zipS P jQ= +r  (2.19) 
 Re Imzip zip zipI I jI= +r  (2.20) 
 zip zip zipY G jB= +r  (2.21) 
 
The following parameters are referred to in the above expressions (all at load bus): 
constant real power load injection (Pzip), constant reactive power load injection (Qzip), 
constant real current load injection (IzipRe), constant imaginary current load injection 
(IzipIm), constant load conductance (Gzip), constant load susceptance (Bzip). 
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CHAPTER 3: ANALOG EMULATION 
An analog computer performs calculations and logical operations with quantities 
represented physically as waveforms of voltage or current.  This is unlike a digital 
computer which utilizes values represented numerically as an array of binary digits or 
bits.  Due to its continuous nature, it is possible to model the behavior of physical 
systems more accurately and naturally in analog computation, without the effects of 
quantization or numerical analysis associated with digital methods. 
However, solutions yielded digitally are generally more precise.  The precision of an 
analog computer is dependent on the exactness of its internal voltages / currents and, 
consequently, is limited by the non-linear gains and offsets of the components from 
which it is constructed.  This is not true for digital computation, in which each voltage 
represents only one of two possible values: high = 1 or low = 0. 
In emulation, a non-linear system model is implemented as a set of analog circuits.  
The collection of these circuits, referred to as the analog emulator, is then used to observe 
the steady-state or dynamic behavior of the system [3].  Because this method abandons 
the use of iterative numerical techniques, emulation time is fully controllable and 
independent of the system model [28].  With respect to power systems, these circuits 
generally correspond to network components such as generators [29], lines [30], loads 
[31], transformers, etc. 
This chapter begins with an overview of the analog emulation method.  In following 
sections, design issues associated with the method are presented chronologically with 
respect to the development process.  In other words, issues associated with the initial 
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steps of the development process are addressed first, while issues associated with later 
steps are addressed last.  The format is similar to that used in tutorials. 
3.1. CONTROL & DATA ACQUISITION 
In previous emulator designs, hardware actuation and data acquisition were 
performed manually.  For system configuration, the user was required to turn knobs, 
physically connect nodes, and replace components such as resistors.  System observation, 
similarly, required the user to make physical voltage and current measurements [3, 6]. 
This work discusses an updated emulation method, one which utilizes an automated 
system actuation and data acquisition scheme [4].  The presence of analog hardware is 
masked from the user completely, allowing him or her to efficiently manipulate the 
power system and acquire results through a graphical user interface (GUI) [4].  Refer to 
Figure 5. 
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Figure 5: Sample 3-Bus Power System Emulator 
 
For this scheme, specialized hardware is used to: 
 
• Interpret the user input supplied to the GUI and provide the analog emulator with 
appropriate analog control signals (u). 
• Translate the solution (y) yielded by the emulator from an analog to a digital form 
and save this information such that it is readily accessible by the user, ex. stored in 
RAM. 
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An example of this specialized hardware is shown in Figure 6.  For actuation, the 
parameters of a given study are supplied by the user through a GUI and stored in random 
access memory (RAM).  As opposed to defining a single set of parameters, the user may 
provide several cases or implement a “batch-mode”.  Once this information is stored, a 
digital-to-analog (D/A) converter is utilized to generate an analog control signal for each 
parameter stored in RAM.  These signals are supplied to the emulator serially, routed 
one-by-one through a network of analog multiplexers.  This requires that each (emulator) 
input terminal be prefaced by a sample-and-hold circuit.  The destination of all signals is 
defined by a binary counter referred to as the address generator. 
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Figure 6: Actuation / Data Acquisition Hardware for Power System Analog Emulator 
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Data acquisition is performed in a similar manner.  The solution is stored in RAM and 
presented to the user through a graphical user interface.  Each piece of the solution is 
routed from an output terminal of the emulator through a network of analog multiplexers 
to an analog-to-digital (A/D) converter.  The converter provides a digital form of the 
analog solution for storage in memory at a location defined, again, by the address 
generator [4, 19]. 
Multiple A/D converters are often used in data acquisition to maximize speed.  This is 
an effective method because the length of time required to perform a single analog-to-
digital conversion (tA/D) is generally more than an order of magnitude greater than that 
required to write the output to memory (tWRITE).  The utilization of multiple converters 
reduces this bottleneck in data flow, allowing the translation of multiple outputs to a 
digital form in parallel as shown in the timing diagram of Figure 7.  To minimize data 
acquisition time, the optimal number of A/D converters to be utilized (n*A/D) is equal to 
the ratio of tA/D to tWRITE as shown in (3.1).   It allows maximal utilization of RAM 
(memory device is continuously storing data) and minimal “downtime”.  Beyond n*A/D, 
additional A/D converters create a bottleneck in data storage and provide no further 
benefit. 
 
A/D = time required for A/D converter to make single conversiont  
WRITE  time required for RAM to perform single write operationt =  
( )* / optimal with respect to data acquisition speed number analog-to-digital
           converters utilized for data acquisition hardware
A Dn =  
 * A/DA/D
WRITEt
tn =  (3.1) 
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This work does not explore the effects of utilization of multiple memory devices on data 
acquisition.  It assumes that all data must be stored to a single memory device. 
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Figure 7: Timing Diagram for Data Acquisition Comparing Utilization of Single vs. 
Multiple A/D Converters 
3.2. DESIGN PROCESS 
The development of a component emulator is normally performed in four stages.  In 
the first stage, simulation software such as Cadence PSPICE is used to implement the 
component behavior as an ideal circuit constructed from analog behavioral model 
components (ABM).  This circuit is generally used to test the stability and general 
accuracy of the module design. 
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In the second stage, solid-state device models are used to create a physically 
realizable version of the afore-mentioned ABM circuit.  In a simulation environment such 
as Cadence PSPICE, ABM components and solid-state devices interact seamlessly, 
allowing a gradual transition: piece by piece. 
With a sound physically-realizable design, a hardware prototype can be constructed 
and tested.  In stage 3, the use of a printed-circuit board-based prototype is advantageous 
as it facilitates both the use of remote actuation and interconnection between different 
component modules.  This structure is well suited for small systems.   
For large systems, the use of very large scale integration (VLSI) technology is more 
appropriate.  In the fourth and final stage, this technology is used to adapt the prototype 
design such that a collection of thousands of component circuits may be placed on a 
single chip [4] [19]. 
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Figure 8: Emulator Development Process 
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3.3. ANALOG BEHAVIORAL MODELING (ABM) 
The design process begins with the creation of an analog behavioral model (ABM) 
circuit for each power system component: generator, load, line, transformer, etc.  The 
ABM circuit is a direct translation from the mathematical representation of a power 
system component’s behavior.  It is designed to maintain the VI relationship shown in 
(3.2) and constructed from ideal components immune to inaccuracies such as noise, 
offsets, saturation, and undesirable non-linear behavior.  These ABM components exist 
only in software and have no direct physical or hardware implementation. 
 
 f  set of characteristic functions for bus Chi i=  
complex current flow from bus iI i=
r
 
 = user input for component at bus i iu  
 ( )f , ,Chi i i i iV V I= ur r r  (3.2) 
 
An example of this characteristic function and input, for a generator described by the 
classical model (no damping), is presented in (3.3) and (3.4). 
 
 ( )
( )
*
f , ,
1 Re
i
Ch
i i i i
P
mech
i i i i
i
V I
P V I dtdt
M
θ
⎛ ⎞⎜ ⎟= −⎜ ⎟⎜ ⎟⎝ ⎠
∫ ∫
u
r r
64748r r
1444442444443
 (3.3) 
 { }, mechi i iM P=u  (3.4) 
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The following parameters are referenced above: generator inertia coefficient (Mi), 
mechanical input power (Pimech),  
3.3.1. DC Emulation 
The first consideration in creating an ABM-based power system emulator is the 
design of a transmission system, or interconnection of system buses.  The general 
structure of the transmission system is dependent on the type of emulation used: AC or 
DC. 
In AC emulation, the system voltages and currents are represented as waves with a 
constant frequency.  System admittances are represented as a combination of resistive, 
inductive, and capacitive components.  However in DC emulation, the system voltages 
and admittances are decomposed to their real and imaginary components.  System 
currents, however, are decomposed in to four components corresponding to the 
permutations of real and imaginary voltages and admittance [3]. 
 
 
( ) ( )
( ) ( )
1 2
Re Im
Re Im
N3 N4
               
N NI I
I YV GV BV
j BV j GV
I I
= = − +
+
−
64748 64748r r r
K
K 14243 14243
 (3.5) 
 
In DC emulation, the full AC system is emulated by four purely resistive DC 
networks.  The general scheme is illustrated in Figure 9.  Refer to [3] for a more detailed 
derivation. 
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Figure 9: AC vs. DC Emulation 
 
Although AC emulation is intuitively simple, the use of DC networks is preferable for 
several reasons: 
 
• Manipulation (addition, multiplication, etc.) of complex values as waves is difficult, 
in comparison to DC values. 
• Use of oscillating components increases the size and complexity of emulator 
hardware. 
• Data acquisition of complex values (magnitude, phase) as waves requires increased 
data acquisition and post-processing times, in comparison to DC values. 
 
This work utilizes DC emulation and a representation of network transmission lines 
as lumped RLC circuits in which a single AC transmission line is represented as four 
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variable resistances.  The performance of the emulated transmission system can be 
evaluated in isolation.  From a known solution, it is possible to set the voltage at all 
system buses and check for appropriate power flows [3, 32]. 
In digital simulation, transmission line behavior is modeled as a set of algebraic 
constraints: the power flow equations shown in (2.4) and (2.5).  However, in analog 
emulation, the presence of an emulated transmission network inherently constrains the 
dynamic behavior of system components and alleviates the need to emulate the power 
flow equations [32]. 
3.3.2. Transmission Network 
A reconfigurable power system emulator should be capable of altering the 
interconnection of buses remotely, through the GUI described in Figure 5.  One method is 
to utilize a complex set of switches to allow interconnection between any two buses.  
This method allows full connectivity but requires significant hardware [6]. 
 
 = number of switches required to achieve full connection of -bus power systemSn n  
 ( )( )1 212
1
1
n
S
i
n i n n n
−
=
= = − ∝∑  (3.6) 
 
For large systems, this switching scheme is not practical.  Given the sparsely 
connected nature of power systems, it is more efficient to abandon the use of switches 
and connect the buses in a static configuration.  For most power systems, a network bus is 
connected to a small group of adjacent buses or neighbors.  Therefore a static 
configuration in which every bus is connected by a transmission line to several adjacent 
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buses is sufficient.  The need for switches is alleviated through the activation and 
deactivation of various transmission lines.  Setting very high impedance between two 
buses effectively creates an open circuit, while finite impedance allows for a connection.  
To account for those configurations where this static scheme is not sufficient, several 
buses may be chained (shorted) together to create the necessary connection [32].  
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3.3.3. Network Interface 
The second consideration in creating an ABM based power system emulator is the 
design of a generic component network interface.  This structure is dependent on several 
factors. 
One factor is the use of an open or closed-loop design.  For components with a linear 
characteristic behavior, such as the transmission line, open-loop designs are preferable.  
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These circuits can be implemented as variable impedances and do not require a complex 
network interface.  Refer to (3.7). 
 
= complex characteristic impedance at bus ChiZ i
r
 
 ( )
for open-loop emulator design only
f , ,Ch Chi i i i i i iV V I Z I= ≈u
r r r r r
144424443
 (3.7) 
 
For components with a non-linear VI relationship, a closed-loop design is required.  
In a current-feedback design, the ABM circuit measures the voltage at the component bus 
and regulates current flow according to its characteristic function (fiCh). 
In a voltage-feedback design, the opposite occurs.  The ABM circuit measures the 
current flow from the component bus and regulates its voltage.  Here, it is assumed that 
the voltage at the bus is equal to the internal source.  This is shown in (3.8).  This requires 
an assumption that the voltage drop across all current measurement devices is negligible 
[29]. 
 
 = internal voltage of component at bus iE i
r
 
 i iV E≈
r r
 (3.8) 
 
The use of a voltage-feedback configuration is preferable for several reasons: 
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• Many highly linear bi-polar controllable voltage sources (opamp) exist, however most 
controllable current sources (operational transconductance amplifier, current mirror) 
tend to exhibit non-linear or uni-directional behavior. 
• Characteristic function (fiCh) defines feedback values in terms of real and imaginary 
components.  This presents no problem for voltage-feedback configuration, however 
current feedback requires four values (IiN1, IiN2, IiN3, IiN4). 
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Figure 11: Open vs. Closed-Loop ABM Designs 
3.3.4. Component Behavior 
The last consideration in creating an ABM based power system emulator is the design 
of a circuit to mimic the actual component behavior.  The process is rather straight 
forward.  Modern simulation software packages, such as PSPICE, provide a wide variety 
of ABM components capable of manipulating complex values in a rectangular form.  It is 
important to design this circuit such that it is voltage/current controlled.  It must allow the 
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control parameters, included in ui, to be defined remotely.  This process is addressed, for 
the aggregate load model, in 4.1. . 
3.4. PHYSICALLY-REALIZABLE DESIGN 
To facilitate the construction of a physical prototype, it is necessary to translate the 
ABM circuit design to one utilizing physically realizable solid-state devices such as the 
operational amplifier.  In a simulation environment such as Cadence PSPICE, ABM and 
solid-state devices interact seamlessly, allowing a gradual transition and simplifying the 
debugging process [3, 33].  Figure 12 presents the set of devices utilized for emulation in 
this research.   
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Figure 12: Example of Transition between ABM and Physically Realizable Components 
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Some highly non-linear ABM components, such as those using exponents, have no 
practical solid-state implementation.  One alternative is linear approximation.  Depending 
on the operational range of a given ABM component, it may be possible to approximate 
its non-linear behavior with a linear solid-state component or sub-circuit.  This method 
maintains the analog nature of the circuit, but may reduce its accuracy and/or operational 
range.   
The second alternative is the use of a look-up table implemented with digital 
components.  In most cases, this circuit is both precise and cost-efficient.  However, the 
presence of digital hardware will introduce quantization errors and time delays.  It is 
recommended that the digital hardware’s clock period be many orders of magnitude 
smaller than that of the parent analog system’s time constant.  In other words, from the 
point of view of the analog system the digital clock period should be zero.  This does 
reduce the computation speed of the emulator, but also minimizes the effect of time 
delays [6, 19]. 
The integrator, not included in Figure 12, is of special interest.  It is the basis for 
emulation of system dynamics.  With solid-state devices, there are several dc-signal 
integration methods.  This chapter examines two, illustrated in Figure 13. 
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Figure 13: Integrator Circuits 
 
The opamp based integrator circuit utilizes a feedback capacitor to store charge and 
perform an integral of the signal applied to its differential input.  Consistent with a basic 
inverting op amp configuration, the gain is defined by the ratio of feedback and input 
resistances along with the capacitance value.  Refer to (3.9). 
 
 output voltage of integrator circuitOutV =  
input voltage to integrator circuitInV =  
 capacitance utilized for integrationC =  
 2 feedback resistance for opamp-based integrator circuitR =  
 1 input resistance for opamp-based integrator circuitR =   
 initial condition for integrationbeginV =  
 time at which integration is begunbegint =  
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 {2
1
1 0
beginbegin
t
out in
Vt
RV V dt
C R
⎛ ⎞⎛ ⎞−⎜ ⎟≈ +⎜ ⎟⎜ ⎟⎝ ⎠⎝ ⎠∫  (3.9) 
 
For a truly linear (ideal) integrator, this feedback resistance would be infinite and all 
feedback current would flow through the feedback capacitor.  However, this integrator 
with “infinite gain” is unstable and of no practical use.  The use of a large feedback 
resistance is recommended.  Setting a zero initial value is achieved by completely 
discharging the capacitor.  This is achieved by switching (shorting) both ends of the 
capacitor to ground.  Integration begins at tbegin: the instant these switches are opened and 
the path to ground is eliminated.  The main advantage of the opamp based integrator is its 
wide operational range and significant gain.  However, the inability to control this gain 
remotely nor easily set a non-zero initial value limits its use in analog emulation [29, 34]. 
The operational transconductance amplifier (OTA) based circuit utilizes a load 
capacitor in the same manner.  The current source behavior of the OTA, however, 
eliminates the need for parallel resistance.  The integration gain is controlled by an 
amplifier biasing current (Iabc) and a load capacitance (C).  Refer to (3.10) and (3.11). 
 
OTA current outputOutI =  
 constant OTA gain coefficient, dependent on deviceOTAk =  
 OTA amplifier biasing currentabcI =  
 OTA transconductanceMg =  
 ( )f
M
Out OTA in OTA abc in
g
I V k I V= ≈14243  (3.10) 
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0
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1 t
out Out
t
V I dt V
C
= +∫  (3.11) 
 
The linearity of this integrator is limited by the OTA itself, which exhibits highly 
non-linear behavior outside of a small range of VIn.  Setting an initial condition is 
achieved by switching the capacitor in parallel with a DC voltage source.  This allows the 
user to easily set a zero or non-zero initial condition.  Integration, again, begins once this 
switch is opened.  The main advantages of the OTA based integrator are its remotely 
configurable gain and ability to begin integration from non-zero initial values.  The main 
disadvantage is its small linear range (for VIn) and relatively low gain.  The use of the 
OTA based integrator is recommended.  Initialization of the system dynamics to a non-
zero state can be crucial for convergence [29, 34]. 
Unlike ABM components, their solid-state counterparts have finite operational 
ranges.  In other words, the physically-realizable models include the effects of saturation.  
Because of this, the input and output levels of all solid-state components must be scaled 
(amplified or attenuated) such that its full operational range is utilized and saturation is 
not a major concern.  This allows optimal operation, maximizes signal-to-noise ratios, 
and consequently minimizes the effects of offsets and noise.  System scaling is a complex 
issue and many optimization methods exist.  This issue is discussed, in greater detail, in 
[16] and [6]. 
3.5. HARDWARE PROTOTYPE 
Once the physically-realizable emulator is tested and finalized in PSpice or other 
similar software environment, the design process continues with the creation and testing 
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of a hardware emulator prototype.  This prototype is constructed from the same solid-
state components utilized in circuit simulation.  The use of a chassis, as shown in Figure 
14, is advantageous for several reasons.  The chassis not only contains and provides 
power to the emulation hardware, but facilitates the interconnection of buses, actuation, 
and data acquisition.  In this scheme, the emulation hardware is divided in to a set of PC 
board.  Each board mimics the behavior of a single or group of related power system 
components. 
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PC with Graphical User 
Interface (GUI)
Actuation / Data 
Acquisition Hardware 
and Cabling
Analog Emulation 
Modules (Generators, 
Loads, Lines, etc.)
 
Figure 14: Chassis-Based Emulator Prototype 
3.6. VERY LARGE SCALE INTEGRATION TECHNOLOGY (VLSI) 
The use of very large scale integration (VLSI) technology is required for analog 
emulation of very large systems.  Using this technology, it may be possible to emulate a 
system of this size, including actuation and data acquisition hardware, on a single VLSI 
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chip.  This is important as it is for systems of this scale that analog emulation is most 
advantageous [4]. 
For a VLSI emulator design, many scalability issues must be addressed, such as: 
 
• Specifically, which power system sizes can be appropriately represented on a given 
wafer? 
• If multiple chips are required, how will interfacing be accomplished? 
• How will system scale affect the complexity and execution time for actuation and 
data acquisition hardware? 
 
The works of Cowan, Meliville, and Tsividis provide extensive background on this 
subject.  The paper referenced in [6] examines the implementation of a hybrid computer, 
digital and analog, with VLSI technology. 
 
CHAPTER 4: AGGREGATE LOAD EMULATOR 
4.1. DESIGN 
An ABM load emulator design is presented in Figure 15 and, for the purposes of 
analysis, divided in to four sub-circuits.  Justification for this design is presented in 
Section 3.3. .  
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Figure 15: ABM Load Emulator 
 
The first sub-circuit is a network interface.  Its closed-loop voltage-feedback design, 
presented in Section 3.3.3. , utilizes current measurement devices, dependent voltage 
sources, and analog summing devices.  The sub-circuit, shown in Figure 16, serves to: 
 
• Allow power transfer between the load and network. 
• Measure current flow from the load bus. 
• Apply the feedback voltage to the load bus. 
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Figure 16: ABM Load Emulator Network Interface (Sub-Circuit #1) 
 
The second sub-circuit utilizes these measurements to calculate the power flow at the 
load bus.  This process is outlined in (4.1) and (4.2).   
  
 Re Imi i iI I jI= +
r
 (4.1) 
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Again, Pi and Qi refer to the real and reactive power flows at bus i.  The third sub-circuit 
updates the voltage at the load bus as defined by the characteristic function shown below, 
based on the dynamic load model of (2.9) and (2.10).   
 
 ( ) ( )( )
*
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i i i iiCh
i i i i i
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∫u
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An analog integrator is utilized to integrate the mismatch between the power flow and 
injection at bus i.  The fourth, and final, sub-circuit utilizes a set of cosine and sine 
shapers to convert the updated voltage from a polar to a rectangular form and apply this 
voltage to the load bus [31, 33]. 
4.2. CONSTRUCTION 
A physically-realizable load emulator design is presented in Figure 15, one which 
utilizes commercially-available solid-state devices.  Refer to Section 3.4. , specifically 
Figure 12.  Such a physically-realizable design is presented in Figure 17. 
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Figure 17: Physically-Realizable Load Emulator Schematic, Constructed from Solid-
State Devices 
 
Using this schematic, two hardware prototypes were produced.  The first, shown in 
Figure 18, was constructed by hand and utilized for initial hardware testing as well as 
validation of the hardware design.  The second, shown in Figure 19, was fabricated 
professionally as a printed circuit board (PCB).  It was designed to facilitate automated 
actuation and data acquisition and operate in a chassis-based power system emulator, like 
that shown in Figure 14.  Multi-pin connectors on either side of the board allow 
interaction with the user (through PC) and an emulated transmission network.   
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Figure 18: First Load Module Prototype 
 
Figure 19: Second Load Module Prototype 
4.3. POWER-FLOW ANALYSIS TESTING 
4.3.1. 14-Bus System in PSpice 
As an initial evaluation of the load design, a multi-bus power system emulator with 
automated actuation / data acquisition was constructed in Cadence PSpice.  The test 
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system, modeled after the IEEE Standard 14-Bus, utilizes the load emulator to represent 
all network buses.  Transmission lines are modeled as constant impedances. 
The load emulator utilizes controllable voltage sources to initialize both voltage 
magnitude and angle at the bus.  If one or both of these initial conditions are not relaxed 
for the steady-state solution, the bus at which the circuit is located will act as a constant 
voltage / reference or PV bus.  In this manner, the load emulator may be utilized to 
represent reference and generator buses in the steady-state. 
As a benchmark for emulation, the results of simulation-based power-flow analysis 
are utilized.  All simulations employ a Dell Dimension 8300 PC (2.79 GHz Pentium 4 
2GB RAM) running Matlab Matpower v3 on Windows XP SP2. 
Figure 20 presents the results of a single power-flow analysis [28].  It demonstrates 
that emulated results deviate from the simulated / benchmark solution by less than 1% as 
defined in (4.4). 
 
 , error in solution at bus Sol i iε =  
 emulated resultEmx =  
 simulated resultSimx =  
 ,
Em Sim
i i
Sol i Sim
i
x x
x
ε −=  (4.4) 
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Figure 20: Accuracy of Emulated Power-Flow Solution for IEEE Standard 14-Bus Power 
System 
4.3.2. 3-Bus System in Hardware 
For further evaluation of the load design, a multi-bus power system emulator 
hardware prototype was constructed utilizing a National Instruments (NI) hardware-based 
structure. 
GUI
Emulator PC Boards
NI PXI-6704
Analog Output
NI PXI-6071E 
Multifunction I/O
NI PXI Chassis
 
Figure 21: Multi-Bus Power System Emulator Hardware Prototype 
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A PXI chassis is utilized to house and provide power to a collection of reconfigurable 
analog component modules (PC boards) designed to mimic power system generators, 
transmission lines, and load.  One example is the load of Figure 19.  The system 
configuration is acquired through a graphical user interface (GUI) and supplied to the 
emulator via two NI PXI-6704 Analog Output cards.  Analysis results are acquired from 
the emulator in a similar manner via two NI PXI-6071E Multifunction I/O cards and 
presented to the user through the aforementioned GUI.  Further information on this 
hardware is presented in referenced works [4, 28, 31-33]. 
For this test, the hardware was utilized to emulate a 3-bus power system.  In it, bus #1 
is the constant voltage reference bus, and buses #2 and #3 are load buses represented by 
the load emulator prototype of Figure 19.  Transmission lines, again, are modeled as 
constant impedances. 
Figure 22 through Figure 25 present the transient response of this 3-bus system to a 
large disturbance (sudden increase in load power demand) occurring at t = 0.  They 
demonstrate that hardware results follow the ideal transient responses yielded in ABM 
and settle to the steady-state solution dictated by Matpower, however with some error. 
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Figure 22: Transient Response of |V2| for Load Emulator Hardware 
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Figure 23: Transient Response of |V3| for Load Emulator Hardware 
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Figure 24: Transient Response of θ2 for Load Emulator Hardware 
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Figure 25: Transient Response of θ3 for Load Emulator Hardware 
4.4. CIRCUIT ANALYSIS 
4.4.1. Sources of Error 
The first step in reducing this error is to properly characterize it.  For this reason, this 
section focuses on the use of circuit theory analysis to accurately describe how the 
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behavior of the load emulator prototype differs from that defined in (2.9) and (2.10).  It 
turns out that the first major source of error is the presence of a voltage drop across the 
current measurement devices shown in Figure 16.   
 
MI Vdrop,i
ViIm ViN2 = ViIm – Vdrop,i
N2
N2
Load Bus i
Emulated 
Transmission Line
RMeasVdrop,i = IiN2 * RMeas
IiN2
N2
 
Figure 26: Voltage Drop across Current Measurement Devices (Example for N2) 
 
Ideally, the feedback voltages supplied by sub-circuit #4 of the load emulator are applied 
directly to the network bus.  However, the flow of current across a series measurement 
resistor RMeas induces a voltage differential between the network bus and dc source shown 
in (4.5).   
 
 ( )N th N1 N2 N3 N4voltage applied to bus  of the  dc network , , ,ki i i i iV i k V V V V=  
 ( )N th N1 N2 N3 N4current flow from bus  of the  dc network , , ,ki i i i iI i k I I I I=  
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 ( )measurement resistance for all four networksMeasR =  
 Id thdesired voltage to be applied to bus  of the  dc networkkiV i k=  
 ( ) ( )
OBSERVED IDEAL
N Id, N Id,k k k k
i i i Meas iV V I R V= − ≠
6447448 678
 (4.5) 
 
Note (4.6) and (4.7). 
 
 Id, Re1,3 ki ik V V= → =  (4.6) 
 Id, Im2,4 ki ik V V= → =  (4.7) 
 
Refer to (4.5).  In aggregate, these measurement resistors have a significant effect on the 
flow of power in the emulated transmission network and, consequently, the network state 
/ solution.  Refer to (4.8) and (4.9). 
 
 ( )real power flow at bus  of power system emulator not equal to i iP i P′ =  
 ( )reactive power flow at bus  of power system emulator not equal to i iQ i Q′ =  
 ( )( )*Imi i i Meas iQ V I Z I′ = −r r r r  (4.8) 
 ( )( )*Rei i i Meas iP V I Z I′ = −r r r r  (4.9) 
 ( ) ( )( ) 11 1Meas Meas MeasZ R j R −− −= +r  (4.10) 
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Another possible source of error is the non-linear gain of the OTA utilized in 
integration of dc signals.  The linear or ideal description of OTA behavior presented in 
(3.10) is an approximation, accurate only for a small range of Vin.  A hyperbolic tangent-
based expression provides a more accurate description valid over its full operational 
range, rail-to-rail.  Expression (4.11) is derived from physical testing of the National 
Semiconductors’ LM13700 OTA. 
 
 ( ) ( )f , tanhOut OTA in abc abc OTA InI V I I k V= =  (4.11) 
 
The combined effect of these two sources of error is reflected in (4.12) and (4.13).  These 
expressions accurately describe the behavior observed in Figure 22 through Figure 25. 
 
 ( ) ( )
OBSERVED IDEAL
tanhi Mag Inj Mag Inji i i i i i
d V
Q Q Q Q
dt
β β′= − ′− ≠ − −
r
1444244443 14424443
 (4.12) 
 ( ) ( )
OBSERVED IDEAL
tanhAng Inj Ang Inji i i i i i i
d P P P P
dt
θ β β′= − ≠ − ′− −
144424443 1442443
 (4.13) 
 
Note that Pi and Qi are defined in (2.4) and (2.5). 
4.4.2. Design Modifications 
 To reduce the effect of this error, two design modifications are employed.  The first 
modification (shown in Figure 27) removes all current measurement devices from the 
load emulator design, eliminating RMeas.   
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ViN2 = ViIm
Load Bus i
Emulated 
Transmission Line
MI
MI
MI
MI
 
Figure 27: Revised Current Measurement Scheme (Example for N2) 
 
Current flow at the load bus is then calculated at the sum of flows to all adjacent buses as 
shown in (4.14). 
 
 current flow from bus  to bus ikI i k=
r
 
 
1
n
i ik
k
I I
=
= ∑r r  (4.14) 
 
A transmission line is of constant impedance.  Therefore it is possible to include RMeas 
within a transmission line emulator and measure current flow along a branch without 
affecting the behavior or accuracy of the circuit. 
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In the second modification, a set of diodes is utilized to increase the linear range of 
the OTA.  This modification significantly reduces the effect of hyperbolic tangential gain 
on the load emulator’s transient response.  The use of linearizing diodes, in conjunction 
with the OTA, is described in greater detail in [35].   
Figure 28 demonstrates the effect of these design modifications. 
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Figure 28: Effect of Design Modifications on Transient Response of |V2| for Load 
Emulator in Cadence PSpice 
 
And although they do not eliminate all error, there is a significant improvement in the 
accuracy of the load emulator’s transient response, as compared to the ideal / ABM, 
associated with these design modifications.  Previous works show that this error may also 
be reduced through: 
 
• Reduction of noise with filters 
• Elimination of analog component offsets through calibration 
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• Use of high-precision dc sources for actuation 
• Reduction in tolerance of resistor values and component gains 
• More precise measurement devices 
4.5. OBSERVATIONS 
From this chapter, several conclusions can be drawn regarding the emulation of 
power system load behavior. 
 
• The circuit presented in Figure 15 can be utilized to accurately represent load 
behavior in emulated power-flow analysis (less than 1% error).   
• This load emulator is one key component in multi-bus power system emulation.  In 
the steady-state, it may be utilized to mimic constant admittance, constant current, 
constant power (PQ), generator (PV), and reference bus behavior. 
• For this design, solution error is predominantly associated with measurement of 
current flow (voltage drop across RMeas) and integration (nonlinear OTA gain). 
• A set of design modifications can be utilized to significantly reduce this error. 
 
The load emulator discussed in this chapter, utilizing an aggregate model, is the first step 
toward the utilization of component-based load modeling in fast, emulation-based power 
flow analysis.   
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CHAPTER 5: STATIC SECURITY ANALYSIS 
System security involves practices designed to help operators keep the system 
operating when components fail [2].  Because the specific times at which initiating events 
that cause components to fail are unpredictable, the system must be operated at all times 
in such a way that it will not be left in a dangerous condition should any credible 
initiating event occur [2].  In addition to system monitoring, one security function is 
contingency analysis [2, 18, 19]. 
5.1. TRADITIONAL CONTINGENCY ANALYSIS 
5.1.1. Process 
Contingency analysis examines all “credible outages”, one by one, in sequence to 
determine what system configurations may be vulnerable to violation of operational 
limits or loss of stability [2].  Because the state and configuration of a power system are 
constantly changing due to factors such as the environment and customer behavior, it is 
important for network reliability that these results are updated often.  Contingency 
analysis is an ongoing process essential to the secure operation of a power system, one 
which benefits greatly from the ability to perform fast-power flow analyses [2, 18, 19]. 
To initiate contingency analysis, the user is required to make several definitions.  
First is the system configuration, also referred to as the base case.  This array u describes 
the normal configuration of the power system upon which contingency analysis will be 
performed [1, 2].   
Second is the contingency set (c).  This two-dimensional matrix describes the set of 
outages to be examined.  In this chapter, a simple binary representation is used to 
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describe the status of all network components: active (1) or inactive (0).  The first 
dimension of this matrix represents the contingency number, while the second dimension 
represents the component number [2, 18, 19]. 
 
( ) user-defined contingency set  by  matrixccn n= cc  
th array containing component statuses for k  contingencyk =c  
( ),  status 0,1  of  component for  contingencyth thk ic i k=  
number of contingencies in n =c c  
number of components in power systemccn =  
 
( )
( )
( )
1,1 1,2 1,
1
2 2,1 2,2 2,
,1 ,2 ,
  
  
cc
cc
cc
n
n
n
n n n n
c c c
c c c
c c c
⎛ ⎞⎛ ⎞ ⎜ ⎟⎜ ⎟ ⎜ ⎟⎜ ⎟ ⎜ ⎟= =⎜ ⎟ ⎜ ⎟⎜ ⎟ ⎜ ⎟⎜ ⎟⎝ ⎠ ⎜ ⎟⎝ ⎠c c c c
c
c
c
c
K
K
M M
K
   (5.1) 
 
Generally, ncc (referenced above) is equal to the number of non-load components in the 
power system: ex. total number of generators, lines, and transformers.  Additionally, nc is 
equal to the number of cases in the contingency set.   
Last are the secure operating limits (λ).  This matrix defines the boundaries of secure 
power system operation and is often based on component ratings.  These limits may 
include, but are not limited to: 
 
• Maximum and minimum bus voltage magnitude 
• Maximum transmission line real power flow aka. thermal limit 
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• Maximum generator reactive power output aka. VAR limit 
 
A flowchart describing the contingency analysis process is given in Figure 29.  
Generally, a computer algorithm is utilized to solve each contingency, examine its 
solution state, and provide an alarm for any limit violations.  If after examination of all 
contingencies no alarms exist, the system is deemed “secure”.  Otherwise, it is known 
that at least one of the outages in the contingency set causes the system to leave the 
secure operating region, and the system is deemed “insecure” [2, 18, 19]. 
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no
Display Alarm
yes
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Figure 29: Simulation-Based Contingency Analysis 
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5.1.2. Numerical Complexity 
The numerical complexity of a contingency analysis (nCon) is dependent on the same 
factors as the power-flow (nPflow as defined in Chapter 1) and the number of contingency 
cases considered (nc).  Consequently, (5.2) is derived from (1.5) through (1.7) in Section 
1.2.2. .   
 
 number of basic math operations required to perform contingency analysis, 
           also known as num. complexity
Conn =  
 ( )2Conn n n∝ c x  (5.2) 
 
As would be expected, the length of time required to perform contingency analysis 
digitally (tSimCon) increases linearly with nCon. 
 
 computation time required for simulation-based contingency analysisSimCont =  
 SimCon Cont n∝  (5.3) 
5.2. EMULATION-BASED CONTINGENCY ANALYSIS 
It is possible to perform emulated contingency analysis in a manner almost identical 
to that shown in Figure 29.  In the place of digital simulation, a combination of analog 
emulation and remote data acquisition may be used to solve for and place comparable 
results in computer memory.  With this modification, the procedure may be used for both 
analog and digital implementations.  This method is practical but ultimately inefficient, 
mainly due to the need for extensive data acquisition [19]. 
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Digital implementations of contingency analysis provide the user with volumes of 
information, including simulation results for every contingency case.  However, because 
the user cannot practically examine such amounts of raw data, post-processing is often 
used to provide him/her with a summary report including [2, 18, 19]: 
 
• Which contingency cases cause the system to become unstable and/or violate one or 
more operational limits? 
• What is the system state for these violating cases? 
 
This information is important because it allows the user to modify the base case such that 
all possible instabilities and limit violations may be avoided [2]. 
5.2.1. Process 
This chapter examines a more efficient method to perform emulation-based 
contingency analysis, one which takes further advantage of the analog hardware’s speed 
through minimal acquisition of data.  It requires, however, data acquisition hardware that 
stores information about the system’s operational limits and is capable of quickly 
alarming the user of a violation or instability without acquiring the system state 
explicitly.  Therefore, the user can elect to acquire and store emulation results only in 
those cases where an alarm exists [19]. 
The flowchart shown in Figure 30 illustrates this emulation-based contingency 
analysis method.  In step A, the user supplies the base case configuration, operating 
limits, and initial conditions to a PC graphical user interface.  These parameters are then 
saved to RAM.  Their union is represented as p. 
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( )0 array of contingency analysis parameters: including , , and =p u λ x  
 array of secure operating limits=λ  
 ( )( )0, ,=p u λ x  (5.4) 
 
In steps B through F, the actuation hardware loads the elements of p from RAM, 
performs D/A conversion, and supplies appropriate analog control signals to the 
emulator.  Once all the elements of p are accessed, actuation is complete.  In steps G 
through K, the emulator is initialized, faulted, and allowed to solve for each case in the 
contingency set.  For those cases where a limit violation exists, the data acquisition 
hardware stores the system states to memory (denoted in steps L through P).  Otherwise, 
the emulator moves on to the next contingency and step J is followed by step K.  The 
contingency analysis is complete once all cases in the contingency set have been 
examined [19]. 
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Figure 30: Emulation-Based Contingency Analysis Method 
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5.2.2. Control 
Every component within the analog emulator (including actuation and data 
acquisition hardware) has multiple modes of operation.  In this section, it is demonstrated 
how a control circuit may be utilized to manipulate these modes and implement the 
process shown in Figure 30.   
The address generator operates in two modes: GEN, INC.  In GEN mode, the device 
is supplied a variable or parameter name for which it must generate the corresponding 
address.  This mode is generally used to find the beginning of a multi-element array or 
load a contingency case.  In INC mode, the address generator simply increments the 
current address by one memory block.  This mode is generally used to quickly access 
subsequent elements within a given array. 
RAM has two modes of operation: READ, WRITE.  In READ mode, the RAM chip 
loads previously-saved data from a location defined by the address generator.  In WRITE 
mode, it saves any data supplied by the A/D converter to memory. 
A dual-mode converter, as its name implies, operates in two modes:  A/D, D/A.  In 
A/D mode, the device converts analog signals provided by the MUX to a digital form 
suitable for storage in RAM.  In D/A mode, it converts digital signals provided by RAM 
to an analog form suitable for routing through the network of MUX.  Refer to Figure 6. 
The analog emulator has three modes of operation: FAULT, INITIALIZE, SOLVE.  
In FAULT mode, the analog emulator accepts a digital signal (ck) from RAM to define 
the status of all components within the emulated network.  These statuses remain constant 
while the emulator operates in other modes and can only be changed through a return to 
FAULT.  In INITIALIZE mode, the analog emulator initializes the system state as 
 75
dictated in x(0).  This is very important because, in power flow analysis, proper 
initialization maximizes the probability of convergence to a stable solution.  Lastly, in 
SOLVE mode, initial conditions are releases and the emulator is allowed to settle to a 
steady-state solution. 
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Figure 31: State Diagram for Emulator Control Circuit 
 
To implement the emulation-based contingency process shown in Figure 30, the 
control scheme shown in Figure 31 is utilized.  A control circuit is utilized to manipulate 
the hardware operating modes, direct the flow of information, and properly clock the 
digital hardware.  Note that the steps labeled A through P in Figure 30 correspond to 
those in Figure 31. 
5.2.3. Memory 
This control scheme assumes the distribution of data in memory shown in Figure 32.  
In this scheme, input parameters (the elements of p) are placed sequentially in RAM.  
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Therefore, beginning at p1, the INC command may be used to quickly access every 
element of u, λ, and x(0).  The solution, however, is grouped by contingency.  Every 
solution state is preceded by its contingency definition.  Therefore, if a contingency 
exhibits insecure operation, the INC command may be used to quickly store the insecure 
system state. 
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Figure 32: RAM Diagram 
5.2.4. Hardware Modifications 
The emulation-based contingency analysis process described in Figure 30 requires an 
emulator capable of gauging whether any limit violations exist before data acquisition is 
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performed.  And although the hardware shown in Figure 6 does not have this capability, 
it can be adapted. 
A set of voltage comparators may be used to expose limit violations without 
extensive data acquisition, as shown in Figure 33.  In the scheme, each output (yi) is 
compared to its user-defined higher (λihi) and lower (λilow) operational limits.  If an output 
violated either of these limits it is reflected in ai as shown in (5.5) through (5.7). 
 
m:1 
MUX
y1
y2
Analog Emulator
m:1 
MUX
m:1 
MUX
IF y1 > max(y1)
THEN 1
ELSE 0
IF y1 < min(y1)
THEN 1
ELSE 0
Voltage 
Comparator
OR Gate
alarm (aLARM)
( )λ ε− 0hi1 1y y
( )λ ε+ 0low1 1y y
( )λ ε− 0hi2 2y y
( )λ ε+ 0low2 2y y
( )λ ε> − 0hi1 1 1IF yy y ( )λ ε< + 0low1 1 1IF yy y
Scaled Operating Limit w/ Tolerance  
Figure 33: Hardware Adaptation for Fast Violation Detection 
 
Because an emulated solution generally lacks the precision of that yielded by 
simulation, a small tolerance coefficient (εy) is usually incorporated to this comparison.  
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This reduces the size of the system’s operating region, minimizing the probability that a 
limit violation is missed.  However, as will be seen in later sections, the presence of this 
tolerance does result in a high rate of false alarm.  Note that εy is multiplied by a pre-
defined nominal value of yi. 
 
estimated tolerance of emulator solutionyε =  
( )0 estimated nominal value of solution i iy y=  
 ( )0hi 1i i y i iy y aλ ε> − → =  (5.5) 
 ( )0low 1i i y i iy y aλ ε< + → =  (5.6) 
 ( ) ( )0 0low hi 0i y i i i y i iy y y aλ ε λ ε⎡ ⎤ ⎡ ⎤+ < < − → =⎣ ⎦ ⎣ ⎦  (5.7) 
 
The determination of an optimal non-heuristic method to define εy could be the 
subject of its own work(s).  The parameter εy is defined as the maximum percentage 
difference between the simulated and emulated value of any output yi for the base case.  
Refer to (5.8) where yiSim represents the ideal value of yi yielded via simulation. 
 
value of  yielded by simulation, generally considered to be idealSimi iy y=  
 100
Sim
i i
y Sim
i
y y
y
ε
∞
−=  (5.8) 
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To examine the security of the system as a whole, a set of OR gates is utilized to 
produce a single alarm (aLARM).  This allows the emulator to gauge whether any limit 
violations exist without examining the state explicitly.  Refer to (5.9) and (5.10). 
 
system security alarm (0 system secure, 1 violation exists)LARMa = = =  
 : 1 1i LARMi a a∃ = → =  (5.9) 
 : 0 0i LARMi a a∀ = → =  (5.10) 
 
If aLARM is equal to 1, at least one system a limit violation exists. The reader should 
note that this output may include, but is not limited to:  
 
• Bus voltage magnitude 
• Transmission line real power flow 
• Generator reactive power output 
 
The emulator should be designed such that these values are provided (as analog signal 
output).  Ultimately, the composition of both y and λ are defined by the user.   
5.3. CONTINGENCY ANALYSIS TESTING 
To examine the performance of an emulation-based contingency analysis method, a 
multi-bus power system emulator with automated actuation / data acquisition hardware 
was constructed in Cadence PSpice.  Table 1 lists the components used and defines the 
parameters listed below for the test: 
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• tREAD – time required for RAM to perform read operation 
• tINC – time required for address generator to increment memory address by single 
block 
• tD/A – time required by D/A to perform single conversion, generally negligible. 
• tMUX – time required for analog multiplexer to successfully reroute signal 
• tS/H – time required for sample-and-hold circuit to stabilize output, within 0.003% of 
20Vdc 
• tEm – time required for analog emulator to yield steady-state solution, includes 
initialization time 
• tA/D – time required for A/D to perform single conversion 
• tWRITE – time req. for RAM to perform write operation 
 
As a benchmark, simulation-based contingency analysis is used.  For simulation, the tests 
employ a Dell Dimension 8300 PC (2.79 GHz Pentium 4 2GB RAM) running Matlab 
Matpower v3 on Windows XP SP2.  All emulated / simulated results discussed below are 
provided in this manner. 
 
Table 1: Components and Parameter Values Used For Testing 
Type Part # Var. Value 
8-bit A/D ADC0801 tA/D 114 us 
Converter  nA/D 1 unit 
8-bit Counter 74LS590 tINC 0.025 us 
(for AdGen)    
8-Channel ADG509 tMUX 0.95 us 
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MUX    
Analog n/a tEm 1000 us 
Emulator  " "  
OR Gate 74LS32 n/a n/a 
Gate    
RAM CY7C008 tREAD 0.05 us 
  tWRITE 0.05 us 
Sample & Hold AD389 tS/H 2.5 us 
(for MUX)    
Voltage LM339 n/a n/a 
Comparator    
 
5.3.1. Accuracy 
Figure 34 presents the results of an emulation-based contingency analysis performed 
on the IEEE standard 14-bus power system.  The reader should note that accuracy, in this 
chapter, refers to agreement between emulated and simulated results.  The accuracy of a 
contingency analysis result yielded by the emulator may be classified in one and only one 
of the following categories: 
• No Alarm – the emulator correctly, in agreement with the benchmark / simulated 
result, predicts that a case is both stable and operating within defined system 
limits. 
• Instability – the emulator correctly, in agreement with the benchmark / simulated 
result, predicts that a case is unstable. 
• Alarm – the emulator correctly, in agreement with the benchmark / simulated 
result, predicts that a case is stable yet operating outside of defined system limits. 
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• Missed Alarm / Instability – the emulator incorrectly, in disagreement with the 
benchmark / simulated result, predicts that a case is both stable and within defined 
system limits. 
• False Alarm – the emulator incorrectly, in disagreement with the benchmark / 
simulated result, predicts that a case is stable yet operating outside of defined 
system limits. 
• False Instability – the emulator incorrectly, in disagreement with the benchmark / 
simulated result, predicts that a case is unstable. 
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Figure 34: Results of Emulation-Based Double Contingency Analysis Performed on 
IEEE Standard 14-Bus Power System with Emphasis on Accuracy as Compared to 
Simulated Results 
 
Of the 625 single and double contingencies examined, emulation-based analysis 
provides an accurate solution in 511 cases (82% of the time).  The emulator correctly 
predicts the network is secure in 378 instances, insecure in 72 instances, and unstable in 
61 instances.  Of the 114 remaining cases for which the emulator yields an erroneous 
result: 
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• All (114) are false alarms – instances in which the emulator incorrectly predicts 
that a secure case is stable yet operating outside of defined system limits. 
• None (0) are missed alarms – instances in which the emulator incorrectly  
overlooks an insecure configuration and designates it as secure. 
 
Although any incorrect result is undesirable, the presence of false alarms is preferable 
over missed alarms and false instabilities for the reliability of the power system.    
5.3.2. Hybrid Method 
However, because false alarms may motivate the user to examine unnecessary 
changes to the base case, a hybrid method is also considered: combination of emulation 
and simulation-based contingency analysis.  In this hybrid method, emulation-based 
contingency analysis is utilized almost like a filter to reduce the number of contingencies 
that may be potentially insecure.  Simulation-based analysis is then performed on the 
small set of potentially-insecure contingencies and utilized to isolate “true” alarms / 
remove false alarms. 
In the example above, the emulator provides an alarm for 186 (approximately 30%) 
of the total 625 contingency cases.  The user would then utilize simulation results to 
isolate, from the 186, the 61 actual insecure contingency cases.  The remaining are 
regarded as false alarms.  Because (as shown in Figure 34) the emulation-based method 
detects instabilities with an accuracy of 100%, the hybrid method simulation is not used 
to examine unstable cases. 
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5.3.3. Computation Time 
Figure 35 examines the relationship between power system size and the length of 
time required to perform various contingency analysis.  The reader should note: 
 
• Data was collected from simulations in both Cadence PSpice (for emulation) and 
Matlab Matpower (for simulation). 
• In order to vary system size, contingency analysis was performed on several IEEE 
standard power systems including 14, 30, 57, 118, and 300-bus. 
• For each system, all generator and line contingencies were examined. 
• For each system, operating limits were scaled conservatively such that violations 
occurred in approximately 50% of contingencies (αVio = 0.5).  Because the number of 
violating cases has a significant effect on computation time for emulation-based and 
hybrid contingency analysis methods, this normalization is required to provide a basis 
for comparison between systems. 
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Figure 35: Computation Time for Contingency Analysis vs. System Size and Method for 
IEEE Standard Power Systems and αVio = 0.5. 
 
The figure demonstrates that: 
 
• Emulation, even with consideration of actuation / data acquisition times, is faster than 
simulation for power systems with 14+ buses (approximately 2.5 times faster for 300-
bus system used here). 
• The hybrid method, although slower than pure emulation, presents a significant 
reduction in computation time over simulation. 
5.4. ANALOG COMPUTATION SPEED 
5.4.1. Functional Description 
For emulation-based contingency analysis, computation time (tEmCon) is dependent on 
several factors.  Expression (5.11) examines their effect.  Sample values are given in 
Table 1. 
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computation time for emulation-based contingency analysisEmCont =  
 
( ) ( )
( )
READ INC D/A MUX S/H
INC MUX A/D WRITE
A/D
         
Act
Acq
EmCon p Em
t
Vio
t
t n t t t t t n t
nn t t t t
n
α
= + + + + + +
⎡ ⎤⎢ ⎥+ + + +⎢ ⎥⎢ ⎥⎣ ⎦
c
x
c
K1444442444443
K 14444244443
 (5.11) 
 
For simulation-based contingency analysis, computation time is dependent the size of 
the system as well as number of contingencies examined.  Expression (5.12) is derived 
from (1.5), (1.6), and (5.3) describes how these factors affect tSimCon for a “generic” 
digital computer.  An adaptation of this expression shown in (5.13) describes the 
simulation results described in Figure 35.   
 
computation time for simulation-based contingency analysisSimCont =  
 ( )21 2 3SimCont n k n k n k≈ + +c  (5.12) 
 ( )2 6
for Dell Dimension 8300 PC used in testing...
1.6 40 20400 10SimCont n n n
−≈ − +c1444442444443  (5.13) 
 
The coefficients utilized in (5.13) were extracted from a quadratic regression of 
experimental test data. 
For the hybrid method, computation time (tHyb) is dependent on a combination of 
factors that affect both simulation and emulation.  The expression below described how 
these factors affect tHyb. 
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computation time for hybrid contingency analysisHybt =  
 ( ) ( ) ( )21 2 3Hyb Vio p Act Emt n k n k n k n t n tα= + + + +c c  (5.14) 
5.4.2. Speedup Factor 
To compare the computation speed of emulation-based and hybrid contingency 
analysis methods to simulation, a ratio referred to as speedup factor is used.  Speedup 
factor (σ) describes “how many times faster” one process is than another.     
A functional description of speedup for emulation-based contingency analysis is 
shown in (5.15). 
 
 speedup for emulation-based contingency analysis over simulationEmConσ =  
 
( )21 2 3
1
A/D
SimCon
EmCon
EmCon p Act Em Vio Acq
n k n k n kt
t n t n t n n n t
σ α −
+ += = + +
c
c c x
 (5.15) 
 
For large systems, however, this expression can be simplified to that shown in (5.16).  A 
derivation of this expression is presented in Appendix A. 
 
 1 A/D
5 A/D
0 EmCon
Vio
k nn n
k t
σ α>> → ≈  (5.16) 
 
Note that k1 and k5 are constants defined in (5.12) and (B.2) respectively. 
For the hybrid method, a similar derivation yields the speedup factor (σHyb) shown in 
(5.17). 
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 speedup for hybrid contingency analysis over simulationHybσ =  
 10 SimConHyb
Hyb Vio
tn
t
σ α>> → = ≈  (5.17) 
5.4.3. Comparison to Test Data 
The figures below compare the speedup factors observed from test data utilized in 
Figure 35, to the approximations derived in the previous section.  Figure 36 demonstrates 
that although the expression shown in (5.16) is inaccurate for small systems, it provides a 
good approximation of σEmCon for systems of 114+ buses.  Figure 37 demonstrates that 
(5.17) is accurate for both small and large systems. 
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Figure 36: Speedup Factor for Emulation-Based Contingency Analysis (σEmCon) vs. 
System Size (n): Comparison of Test Data and (5.16) 
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Figure 37: Speedup Factor for Hybrid Contingency Analysis (σHyb) vs. System Size (n) 
with α Vio= 1/2: Comparison of Test Data and (5.17) 
 
Expression (5.16) provides an excellent comparison of computation time for 
simulation and emulation-based contingency analysis methods.  It demonstrates that 
speedup factor for emulation (σEmCon) grows with the size of the system and is 
predominantly dependent on: 
 
• The fraction of contingencies which present alarms (αVio). 
• The time required to perform analog-to-digital conversion (tA/D). 
• The number of analog to digital converters utilized (nA/D) for data acquisition. 
 
Expression (5.17) describes speedup factor for the hybrid method (σHyb).  It 
demonstrates that the hybrid provides a proportionally constant reduction in computation 
time over simulation, predominantly dependent on αVio. 
 90
5.5. OBSERVATIONS 
From this chapter, several observations are made regarding the practical application 
of analog emulation to power system static security analysis. 
 
• The hybrid contingency analysis method yields accurate results significantly faster 
than simulation. 
• Although pure emulation-based contingency analysis is faster than both simulation 
and the hybrid method (speed up increases with system size), it lacks in precision.  
For cases in which the system state lies close to the operating limit, it may provide an 
incorrect assessment of security. 
• In an automated actuation / data acquisition scheme for analog emulation, the number 
(nA/D) and speed (tA/D) of analog-to-digital converters utilized in hardware has the 
greatest effect on data acquisition time. 
• The hybrid is advantageous for many types of power system analysis for which both 
computation speed and solution accuracy are paramount. 
 
Utilizing the results presented in this chapter, it is predicted that emulation may be 
utilized to perform contingency analysis more than 100,000 times faster than simulation 
for a 10,000 bus system.  This is a significant reduction in computation time, more than 
enough to motivate this and future studies in the area of emulation-based contingency 
analysis.  This projection utilizes: the parameters of Table 1, a value of nA/D = 750, as 
well as the coefficients of  (5.13) and (B.2). 
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CHAPTER 6:  MEASUREMENT-BASED COMPOSITE MODELING  
It is well known that load modeling plays an important role in power system analysis, 
especially in stability studies [12].  However, due to the uncertainty of customer behavior 
and complexity of load, it has proven difficult to accurately model load behavior [12].  
This chapter expands upon the work presented in [12] utilizing analog computation, as 
opposed to digital simulation, to identify the parameters of a simple composite power 
system load from measurement data.  The structure and generalization capability of this 
load model are similar to that utilized in [12].  The goal is to design a compact analog 
circuit which may be placed at any network bus to monitor load response to naturally 
occurring disturbances and define the parameters of this load with the assumption of a 
pre-defined model structure. 
The ability to utilize an analog circuit to estimate the parameters of a physically 
observable non-linear system has several implications.   
6.1. ONLINE COMPONENT MODELING VIA ANALOG COMPUTATION 
The computation speed and relative hardware simplicity of the analog parameter 
estimator is advantageous for online measurement-based component modeling.  In a 
digital approach, it is necessary to observe, sample, and record the transient responses of 
a network bus to system perturbations over time.  This data is utilized as input to a 
numerical-based software algorithm, one which iteratively estimates the parameters of 
the assumed component model.  Expression (6.49) demonstrates that estimation accuracy 
increases with the number of available data points (NT), a parameter which in turn is 
dependent on the number of observed transient responses and sampling frequency.  
Therefore, an accurate digital approach to measurement-based component modeling 
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requires the storage (as well as communication to a central location) of large amounts of 
transient data. 
In a hybrid (combination analog / digital) approach, these requirements do not exist.  
Analog hardware placed at the network bus may be utilized to observe the component’s 
transient response in real-time and perform online parameter estimation.  Digital 
hardware would be utilized for control (ex. actuation of analog hardware), periodic 
communication / storage of parameter estimates, and simple post-processing (ex. 
filtering).   
 
Load
Observed 
Response r(t)
Analog 
Estimator
Time-Varying 
Estimate u(t)
Measurement 
Devices (VI)
Observed 
System State x(t)
Offline Iterative 
Parameter Estimation
Observed 
Response r[k]
Observed 
System State x[k]
Communication Channel
Memory 
Buffer
> 480 samples / second
Communication Channel
< 10 samples / minuteA/D
Converter
r[k] x[k]
Data 
Storage
Online Digital
Post-Processing
Measurement 
Devices (VI)
Solution / Measurement-Based Estimate - u
Memory 
Buffer
Ph
ys
ic
al
 P
ow
er
 S
ys
te
m
u[k]
Traditional / Digital Method (Top)
Hybrid Method (Bottom)  
Figure 38: Comparison of Digital (Offline) and Analog (Online) Measurement-Based 
Component Modeling Methods 
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6.2. LOAD PARAMETER ESTIMATION 
6.2.1. Formulation 
The general form of a composite model can be expressed by the following set of 
differential-algebraic equations [12].  Note that in this chapter, unlike the previous, the 
bus number (i) is not explicitly stated as part of variable / parameter names. 
 
state of the load / componentC =x  
f functional description of dynamic component / load behaviorC =  
parameters of the load / component modelC =u  
g static component / load behaviorC =  
 ( )( )f ,=C C C Cd tdtx x u  (6.1) 
 ( )0 g ,= C C Cx u  (6.2) 
 
For parameter estimation, it is important have an assumed relationship between the 
observed load response (r) and the load parameters (uC).  It is referred to as the “load 
characteristic” and shown in (6.3). 
 
observed load / component response=r  
 ( )( )
referred to as
"load characteristic"
h ,=1442443C C Ctr x u  (6.3) 
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6.2.2. Method 
Measurement-based load modeling is essentially an estimation problem.  The goal is 
to utilize system observation to extract the parameters of a composite-type load.  It can be 
sketched conceptually as shown in Figure 39.  Note this figure is derived from Figure 1 
of [12]. 
 
xC
True Load 
Characteristic
P
Q
⎛ ⎞= ⎜ ⎟⎜ ⎟⎝ ⎠
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Figure 39: Analog Method for Measurement-Based Component Modeling 
 
Note the following definitions: 
 
( )h ,  true load / component characteristicC C C =x u  
( )ˆ ˆh ,  utilized to approximate h  for parameter estimationC C C C=x u  
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In this method, variations in the network state and the dynamic load responses they effect 
are observed by the analog hardware [12].  Larger variations are preferable because they 
push the system further from the linear region around the steady-state operating point and 
provide a load response which reveals more about its non-linear behavior [12].  
Generally, voltage dips larger than 0.1 pu are capable of stimulating sufficient load 
responses [12]. 
When the system state is disturbed (ex. sudden drop in bus voltage), there is generally 
an observable load response (r).  This response may occur within a fraction of a second 
or over minutes / hours depending on the types of load present at the bus [7].  However, 
load is not only affected by the network, but also by customer behavior (ncb) [12].  In this 
work, this behavior is treated as noise and considered to be unpredictable in the short-
term [7].  The noise-free response / true load characteristic ( %r ) is a more ideal reference 
for parameter estimation but ultimately unobservable. 
In this work, an analog circuit utilizes the observed system state and estimated model 
parameters ( ˆ Cu ) to yield the estimated load response ( rˆ ).  The difference between the 
estimated and observed responses is denoted as estimation error (e) and fed back to a 
parameter estimation circuit.  It adjusts ˆ Cu  to minimize error. 
 
ˆ estimated parameters of the load / component modelC =u  
ˆ estimated load / component response=r  
estimation error=e  
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6.3. COMPOSITE MODEL STRUCTURE 
In this work, the load model structure presented in Figure 40 is used.  It is based on 
the composite load model utilized in [12] but, as opposed to the induction motor 
dynamics presented in [12], utilizes the aggregate load dynamics described in (2.9) and 
(2.10). 
Y
zip
I zip
Rs Xs Xr
X
m
R
r /sS zip
Induction motor dynamics 
incorporated in to Szip  
Figure 40: Equivalent Circuit of Composite Load Model 
 
This model is well suited for initial studies in to the utilization of analog computation for 
load parameter estimation for several reasons: 
 
• The dynamic model is physically derived.  It was formulated via measurement-
based approach utilizing data collected from two 230/69kV Pennsylvania Power 
and Light (PP&L) Company substations [27]. 
• The static ZIP model is already widely used in power systems research.  It is 
documented in several textbooks including [7]. 
• The model utilizes eight parameters.  It is neither excessively complex nor 
excessively simple, minimizing both model variance and bias errors.  This high 
generalization capability is important for proof-of-concept [12]. 
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For this model, the following definitions are made. 
 
 ( )Re Im, , ,C V I Iθ=x r  (6.4) 
 ( )Re Im, , , , , , ,β β= zip zip zip zip zip zip Mag AngC P Q I I G Bu  (6.5) 
 ( ),P Q=r  (6.6) 
 
The load characteristic is defined below. 
 
 
{
( )h ,
1
1
C C C
Inj
Ang
Inj
Mag
dP
dtP
d VQ
Q
dt
θ
β
β
⎛ ⎞−⎜ ⎟⎛ ⎞ ⎜ ⎟=⎜ ⎟ ⎜ ⎟⎝ ⎠ ⎜ ⎟−⎜ ⎟⎝ ⎠r
x u
r
144424443
 (6.7) 
 
Where PInj and QInj are defined in (2.18).  The following variables are referred to in the 
above expressions: real current flow at load bus (IRe), imaginary current flow at load bus 
(IIm). 
6.4. ANALOG PARAMETER ESTIMATION CIRCUIT 
The major contribution of this chapter is the design of an analog circuit, referred to in 
Figure 39, to utilize instantaneous values of xC and e to update the estimated parameters 
( ˆ Cu ) of an assumed model structure ( hˆC ).  This design is derived from the functional 
description of estimation error presented in (6.8). 
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 ( )ˆe , , exact functional description ofC C C C =x u u  e   
 ( ) ( ) ( )
ˆ
ˆˆ ˆe , , h , h ,C C C C C C C C C C= −
r r
x u u x u x u14243 14243  (6.8) 
6.4.1. Gradient Approach 
Although ( )ˆe , ,C C C Cx u u  is generally nonlinear, a first-order / linear approximation 
of this expression may be utilized to design a basic analog parameter estimation circuit.  
It utilizes an approach based on the numerical gradient method to find a value of ˆ Cu  
which minimizes estimation error as described in (6.8) [13].  Refer to (6.9). 
 
0ˆ ˆoperating / linearization point of  C C=u u  
 ( ) ( ) ( ) ( )
( ) 0
0
0 0
ˆ ˆfirst-order / linear approximation of e , ,  around  
ˆe , ,
ˆ ˆ ˆ ˆe , , e , ,
ˆ
C C C C C
C C C C
C C C C C C C C C C
C
d
d
≈ + −
x u u u
x u u
x u u x u u u u
u1444444442444444443
 (6.9) 
 
Because the first term of (6.8) is not dependent on ˆ Cu , it is sufficient to differentiate 
( )ˆ ˆh ,C C C− x u  in the place of ( )ˆe , ,C C C Cx u u .  Consequently, (6.10) is derived from (6.8) 
and (6.9). 
 
 ( )( )00ˆ ˆ ˆ ˆh gradient of h ,  with respect to C C C C C∇ = x u u   
 ( ) ( ) ( )0 0 0ˆˆ ˆ ˆ ˆe , , e , ,C C C C C C C C C C C≈ − ∇ −x u u x u u h u u  (6.10) 
 
Note that 0hˆC∇  is defined in (6.11). 
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( )
  
0 0 0
,1 ,1 ,1
,1 ,2 ,
0 0 0
0 ,2 ,2 ,2
0
,1 ,2 ,
0 0 0
, , ,
,1 ,2 ,
 matrix
ˆ ˆ ˆh h h
ˆ ˆ ˆ
ˆ ˆ ˆh h hˆ ˆh ,ˆ ˆ ˆ ˆ
ˆ
ˆ ˆ ˆh h h
ˆ ˆ ˆ
p
p
r r r
p
r p
C C C
C C C n
C C C
C C C
C C C nC
C
C n C n C n
C C C n
n x n
d d d
du du du
d d d
d
du du du
d
d d d
du du du
⎛ ⎞⎜ ⎟⎜ ⎟⎜ ⎟⎜ ⎟⎜ ⎟∇ = = ⎜ ⎟⎜ ⎟⎜ ⎟⎜ ⎟⎜ ⎟⎜ ⎟⎝ ⎠
x u
h
u
K
K
M M M
K
1444442 3444444
 (6.11) 
 
Also note that the variables / parameters referenced in (6.11) are members of the arrays 
presented below. 
 
number of observable variablesrn =  
ˆnumber of parameters utilized in assumed load / component model hp Cn =  
 ( ) ( )0 0 0 0,1 ,2 ,
 element array
ˆ ˆ ˆ ˆˆh , h h h
r
r
C C C C C C n
n −
=x u L
14444244443
 (6.12) 
 ( ),1 ,1 ,
 element array
ˆ ˆ ˆ ˆ
p
p
C C C C n
n
u u u
−
=u K
1444244443
 (6.13) 
 
Expression (6.14) is equivalent to (6.10). 
 
 ( )0 0ˆ ˆ ˆC C C∇ − ≈ ∆h u u E  (6.14) 
 
Where ∆E is defined as below. 
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 ( ) ( )0ˆ ˆe , , e , ,C C C C C C C C∆ = −E x u u x u u  (6.15) 
 
6.4.2. Pseudo-Inversion of the Gradient Matrix 
In this method, it is not assumed that the gradient matrix 0ˆ C∇h  is square or that the 
number of parameters to be estimated (np) and number of observable variables (nr) are 
equal.  Therefore, to solve (6.14) for ˆ Cu , it may be necessary to utilize the inverse or 
pseudo-inverse of 0ˆ C∇h .  Refer to (6.16) and (6.17). 
 
 ( ) [ ]1   0 0ˆ ˆ   identity matrixr rr p C C n x nif n n − ⎡ ⎤< → ∇ ∇ = = ⎢ ⎥⎣ ⎦h h I  (6.16) 
 ( ) [ ]1   0 0ˆ ˆ   identity matrixp pr p C C n x nif n n − ⎡ ⎤≥ → ∇ ∇ = = ⎢ ⎥⎣ ⎦h h I  (6.17) 
 
For instances where the number of parameters to be estimated is greater than the number 
of observable variables, this is not possible.  The dimensions of (6.18) do not agree. 
 
 ( ) ( )
( )( )( )
( )
( )( )
1 10 0 0 0
matrix dim 1 1
ˆ ˆ ˆˆ ˆ   
r p p p r r p r
r p C C C C C
n x n n x n x n n x n x n
if n n
− −
→
⎡ ⎤ ⎡ ⎤< → ∇ − ∇ ≠ ∆ ∇⎢ ⎥ ⎢ ⎥⎣ ⎦ ⎣ ⎦h u u h E h14444244443 1442443
 (6.18) 
 
Otherwise, a solution exists.  Refer to (6.19) and (6.20). 
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 ( ) ( )
( )( )( )
( )
( )( )
1 10 0 0 0
matrix dim 1 1
ˆ ˆ ˆˆ ˆ   
p r r p p p r r
r p C C C C C
n x n n x n n x n x n n x
if n n
− −
→
⎡ ⎤ ⎡ ⎤≥ → ∇ ∇ − ≈ ∇ ∆⎢ ⎥ ⎢ ⎥⎣ ⎦ ⎣ ⎦h h u u h E14444244443 1442443
 (6.19) 
 ( ) 10 0ˆˆ ˆ r p C C Cif n n −≥ → ≈ + ∇ ∆u u h E  (6.20) 
 
In this work, it is assumed that the number of parameters to be estimated (np) is generally 
greater than the number of observable variables (nr).  To solve for ˆ Cu , it is necessary to 
make the dimensions of matrices in (6.18) agree. 
6.4.3. Analog Method 
In the analog method, a tuning circuit is utilized to perform online parameter 
estimation.  The term “online” denotes that this circuit, starting from a user-defined initial 
condition ( 0ˆ Cu ), has the ability to observe the component’s state (xC) and response (r), 
calculate error (e), and update the parameter estimates ( ˆ Cu ) based on these values in real-
time.  It does not require the utilization of discrete memory (ex. RAM) to access multiple 
data points (ex. {r(t0), r(t1), r(t2), r(t3)…}) simultaneously.  Ideally, as time passes and 
the parameter estimation circuit observes the component’s transient response to more and 
more random system disturbances, mismatch between the observed (r) and estimated ( rˆ ) 
responses will decrease and the quality of parameter estimates ( ˆ Cu ) will increase.  One 
the circuit reaches a steady-state, the following constraints hold. 
 
 ˆ-   0in steady state → − ≈r r  (6.21) 
 ˆ -   0C Cin steady state → − ≈u u  (6.22) 
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The goal of parameter estimation is to minimize ( )ˆe , ,C C C Cx u u , in other words find an 
estimate ( ˆ Cu ) as close to the actual parameters (uC) as possible.  Therefore ∆E  may be 
approximated by ( )0ˆe , ,C C C Cx u u  as shown in (6.23).   
 
 ( ) ( ) ( )0 0
0
ˆ ˆ ˆe , , e , , e , ,C C C C C C C C C C C C
≈
∆ = − ≈E x u u x u u x u u1442443  (6.23) 
 
The following method is utilized to solve (6.14) for ˆ Cu  and adapt (6.18) such that the 
matrix dimensions agree.  This process is divided in to four steps. 
 
Step #1: Decouple the gradient matrix 0ˆ C∇h  in (6.14).  In other words, neglect all but one 
element per column of 0ˆ C∇h .  The matrix should be decoupled on the basis of the 
magnitude of its elements, keeping the element in each column with the largest absolute 
magnitudes.  One exception is the case in which decoupling eliminates one row of the 
0ˆ
C∇h , where the user / researcher may choose retain an element with a lesser absolute 
magnitude to maintain full row rank.  An example is provided in (6.24). 
 
 
( )
( )
( )0
0
0 0
,1 ,1 0
0 ,1 ,1
,1 ,1 ,2 0
,2 ,20 0
0,2 ,2
,3 ,3
ˆe , , ,3
ˆdecoupled ˆ ˆwhere 3, 2
ˆ ˆh h
0 ˆ ˆˆe , ,
ˆ ˆ
ˆˆe , , h ˆ ˆ0 0
C C C C
C C
p r
C C
C C
C C C C C C
C C
C C C C C
C C
C
n n
d d
u udu du
u u
d u u
du
⎛ ⎞∇ −⎜ ⎟= =⎝ ⎠
⎛ ⎞⎜ ⎟⎛ ⎞−⎛ ⎞ ⎜ ⎟⎜ ⎟⎜ ⎟ ≈ −⎜ ⎟⎜ ⎟⎜ ⎟ ⎜ ⎟⎜ ⎟⎝ ⎠ −⎝ ⎠⎜ ⎟⎝ ⎠x u u
h u u
x u u
x u u
144424443
( )0C
14444444244444443
 (6.24) 
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Where (6.25) is true. 
 
 
0 0
,1 ,2
,1 ,1
0 0
,1 ,2
,2 ,2
0 0
,1 ,2
,3 ,3
ˆ ˆh h
ˆ ˆ
ˆ ˆh h
ˆ ˆ
ˆ ˆh h
ˆ ˆ
C C
C C
C C
C C
C C
C C
d d
du du
d d
du du
d d
du du
≥
≥
≤
 (6.25) 
 
The reader should note that the function ( )0, ˆe , ,C j C C Cx u u  referenced in (6.11) is a 
member of the array presented below. 
 
 ( ) ( ) ( ) ( )( )0 0 0 0,1 ,2 ,
element array
ˆ ˆ ˆ ˆe , , e , , e , , e , ,
r
r
C C C C C C C C C C C C C n C C C
n −
=x u u x u u x u u x u uK
1444444444442444444444443
 (6.26) 
 
Also note that placement of zero and non-zero elements in the decoupled gradient matrix 
is described by Γ.  Refer to the example presented in (6.27).  
 
0ˆmatrix describing the placement of non-zero elements in decoupled hC=Γ  
 
0 0
,1 ,1
,1 ,2
0
,2
,3
0
ˆ ˆh h
ˆ ˆ
hˆ
ˆ
ˆdecoupled 
0 1 1 0
  
0 0 10 0
C C
C C
C
C
C
d d
du du
d
du
∇
⎛ ⎞ ⎡ ⎤⎛ ⎞⎜ ⎟ → =⎢ ⎥⎜ ⎟⎜ ⎟ ⎝ ⎠⎜ ⎟ ⎣ ⎦⎝ ⎠
h
Γ
144424443
 (6.27) 
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Step #2: Utilize this decoupling to create nr separate expressions from (6.28). 
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C C C C
C CC C
C
C C C C C C
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u ud d
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d
u u
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⎛ ⎞⎛ ⎞−≈ ⎜ ⎟⎜ ⎟⎜ ⎟⎜ ⎟ −⎝ ⎠⎝ ⎠
⎛ ⎞≈ −⎜ ⎟⎜ ⎟⎝ ⎠
x u u
x u u
 (6.28) 
 
Step #3: Multiply both sides by pseudo-inverse of 0ˆ C∇h .  An example is provided in 
(6.29). 
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00 0 0 0 0 0
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1
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,2
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ˆ ˆˆ ˆ ˆ ˆ ˆ ˆ
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C C C C
C CC C C C C C
C C
C C C C
C
u ud d d d d d
u udu du du du du du
d d
du d
− −
−
⎛ ⎞ ⎛ ⎞ ⎛ ⎞⎛ ⎞−≈⎜ ⎟ ⎜ ⎟ ⎜ ⎟⎜ ⎟⎜ ⎟⎜ ⎟ ⎜ ⎟ ⎜ ⎟−⎝ ⎠⎝ ⎠ ⎝ ⎠ ⎝ ⎠
⎛ ⎞ ≈⎜ ⎟⎜ ⎟⎝ ⎠
x u u
x u u ( )
1
0
,20
,3 ,3
,3 ,3
hˆ
ˆ ˆ
ˆ
C
C C
C C
d
u u
u du
−⎛ ⎞ ⎛ ⎞−⎜ ⎟ ⎜ ⎟⎜ ⎟ ⎜ ⎟⎝ ⎠ ⎝ ⎠
(6.29) 
 
Note that a closed-form solution exists for the pseudo-inverse of a one-dimensional array.  
Refer to (6.30). 
 ( )
1
1
1
1 2
1 2
1
1
1
1
n
n
n
n
n
α
αα α α
α
−
−−
−
⎛ ⎞⎜ ⎟⎜ ⎟⎜ ⎟⎜ ⎟= ⎜ ⎟⎜ ⎟⎜ ⎟⎜ ⎟⎝ ⎠
K
M
 (6.30) 
Step #4: Isolate ( )0ˆ ˆC C−u u  algebraically. 
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( ) ( ) ( )
1 1
0 0
,1 ,11 1
2 20 0
,1 ,1,1 ,10 0 0
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144424443
(6.31) 
 
Expression (6.32) shows simplification. 
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ˆ ˆ ˆ
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x u u
( ) ( )
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,2 ,3 ,3
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C
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u u
du
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x u u
 (6.32) 
 
Expression (6.33) shows further simplification. 
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 (6.33) 
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Expression (6.34) shows further simplification. 
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 (6.34) 
 
A final expression is given in (6.35).  It provides a one-to-one mapping of estimation 
error and the parameter estimates. 
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C C
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C
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u u
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u u
du
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u u
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⎛ ⎞≈ + ⎜ ⎟⎜ ⎟⎝ ⎠
⎛ ⎞≈ + ⎜ ⎟⎜ ⎟⎝ ⎠
⎛ ⎞≈ + ⎜ ⎟⎜ ⎟⎝ ⎠
 (6.35) 
 
Where εj,i is defined in (6.36). 
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A general form of (6.35) and (6.36) is presented in (6.37) through (6.39). 
 
( ) ( )0 0, , , ,ˆthe component of e , ,  attributed to mismatch of j i C j C C C C i C iu uε = −x u u  
( ), ,  element of j k j kΓ = Γ  
 
1
0
,0
, , ,
,
hˆ
ˆ ˆ
ˆ
C j
C i C i j i
C i
d
u u
du
ε
−⎛ ⎞≈ + ⎜ ⎟⎜ ⎟⎝ ⎠
 (6.37) 
 ( ) ( )0, , , ,
1
ˆe , ,
pn
j i C j C C C j k j k
k
k i
ε ε
=
≠
⎡ ⎤= − Γ⎣ ⎦∑x u u %  (6.38) 
 
( ) ( )
( )
0
, ,
0
, 0
, , ,
,
ˆfirst-order approximation of  around 
derived from 1.24  
ˆ ˆh ,
ˆ ˆ
ˆ
j k C k
C j C C
j k C k C k
C k
u
d
u u
du
ε
ε ⎛ ⎞⎜ ⎟≈ −⎜ ⎟⎝ ⎠
x u%
144444424444443
 (6.39) 
 
6.4.4. Circuit Implementation 
Similar to the gradient technique, these expressions can be utilized as the basis for an 
iterative numerical solution method as shown in (6.40) and (6.41). 
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current iterationm =  
( )ˆ current iteration of parameter estimatesmC =u  
( )1ˆ next iteration of / updated parameter estimatesmC
+ =u  
desired solutionC =u  
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ˆ ˆ
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k i
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u u
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ε +
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⎡ ⎤⎛ ⎞⎢ ⎥⎜ ⎟≈ − Γ −⎢ ⎥⎜ ⎟⎝ ⎠⎣ ⎦
∑ x ux u u  (6.41) 
 
For a continuous time system, it is necessary to utilize a moving operating point 
evolving in time.  Expressions (6.42)  and (6.43) are derived from (6.40) and (6.41).   
 
current timet =  
time-stept∆ =  
( )ˆ current parameter estimatesC t =u  
( )ˆ updated parameter estimatesC t t+ ∆ =u  
 ( ) ( ) ( )( ) ( )
1
,
, , ,
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ˆ ˆ
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u t t u t t t
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∑ x ux u u (6.43) 
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For an integration-based implementation, it is necessary to take the limit as ∆t 
approaches zero.  Refer to (6.44) and (6.47).  
 
 
( ) ( ) ( ) ( )( ) ( )
1
,, , ,
,0
,
ˆ ˆh ,ˆ ˆ ˆ
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ˆ
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ˆ ˆh , ˆ
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∑ x ux u u  (6.45) 
 
The design of an analog parameter estimation circuit is based on (6.46) and (6.47).  It is 
shown in Figure 41. 
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,
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p
j
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C j C C C k
j i C j C C C j k
k C k
e k i
d t du
t t
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=∈ ≠
⎛ ⎞⎛ ⎞⎜ ⎟≈ − Γ ⎜ ⎟⎜ ⎟⎝ ⎠⎝ ⎠
∑
e
x u
x u u144424443  (6.47) 
 
Convergence is achieved once estimation error remains below a user-defined threshold 
for a user-defined length of time.  Refer to (6.48). 
 
2 user-defined stopping threshhold for analog parameter estimationε =stop  
1 2time at which estimation error drops below ε=stop stopt  
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( )length of time user-defined  required to determine convergence of
analog parameter estimation
=
K
stopt  
 ( )2 2 ˆ: ε∀ < < → =stop Stopt t te u u  (6.48)  
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Figure 41: Analog Parameter Estimation Circuit 
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6.5. TEST RESULTS 
6.5.1. Setup 
To test the parameter estimation method presented in the previous section, a 3-bus 
power system is constructed in Cadence PSpice.  Further information on this analog 
design is found in [3, 29-31].   
In the system, bus #3 is a load bus whose behavior is defined in (2.9) through (2.18).  
Bus #1 is the system (constant voltage) reference, and bus #2 is a generator bus whose 
controllable terminal voltage experiences continuous and random changes in magnitude 
effecting the load perturbation and load responses required for estimation [29].  An 
example is shown in Figure 42.  For initial testing, it is assumed that significant voltage 
perturbations (greater than 0.1 pu in magnitude) occur once every 10 seconds in 
conjunction with smaller, more frequent changes. 
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Figure 42: Example of Voltage Perturbation Effected at Load Bus as a Result of 
Generator #2 in Test System 
 
Note That Major 
Perturbations ( >0.1 pu) 
Occur Every 10 Seconds 
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The parameter estimation circuit observes the system from the load bus as shown in 
Figure 43.   
Load
3-Bus Power System in 
PSpice
Analog 
Parameter 
Estimation 
Circuit
Analog Load 
Model
r
e
x
uˆ
Analog Circuit for Parameter Estimation 
in PSpice
Note: |V| of Generator #2 is perturbed 
to effect load response
Bus #1 Bus #2
Bus #3
 
Figure 43: Test Setup 
6.5.2. Accuracy 
To examine the accuracy of the analog parameter estimation method, ten randomly 
generated load cases are utilized.  Refer to Table 2.  Static load parameters are allowed to 
vary between -3 and +3 per unit, while dynamic parameters range from 0.1 to 10 (unit 
less).  This range is greater than generally seen in practice.   
 
Table 2: Randomly Generated Parameter Values for Testing: Ideal Solution 
Trial Pzip IzipRe Gzip βAng Qzip IzipIm Bzip βMag 
1 1.47 0.32 1.00 1.00 3.00 -1.00 2.00 1.00 
2 0.78 -1.20 0.95 8.19 -1.30 -1.50 -1.08 4.06 
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3 1.40 -0.34 1.30 4.14 -1.07 -0.62 -0.50 2.89 
4 0.64 -0.93 1.47 4.46 1.63 -0.30 -0.75 0.71 
5 1.35 0.18 -0.01 8.48 -1.44 0.12 0.52 0.52 
6 -1.16 0.66 1.34 4.66 -0.13 -1.98 1.79 6.75 
7 -1.82 -1.27 -1.11 3.65 1.34 -0.68 -0.55 7.22 
8 -1.82 0.20 -1.34 4.23 0.46 1.13 -0.67 8.89 
9 1.86 -0.01 -0.65 6.15 1.98 0.74 -1.90 7.81 
10 0.92 -1.93 -0.46 8.37 -0.24 -0.18 1.29 5.32 
 
For each case, the parameter estimation circuit is allowed to observe the load respond to 
system perturbation for 5000 seconds.  Table 3 and Figure 44 present the estimation error 
following this time period. 
 
Table 3: Percentage Error of Parameter Estimates Yielded by Analog Parameter 
Estimation Circuit After 5000 seconds 
 
Trial Pzip IzipRe Gzip βAng Qzip IzipIm Bzip βMag 
1 1.46% 6.28% 0.45% 0.94% 0.60% 2.08% 0.30% 1.00% 
2 0.17% 0.24% 0.25% 0.81% 0.03% 0.01% 0.00% 2.45% 
3 1.76% 11.79% 0.77% 1.15% 2.38% 6.37% 2.73% 1.00% 
4 19.77% 11.41% 2.77% 0.33% 7.79% 36.07% 4.73% 0.39% 
5 0.23% 0.72% 4.95% 0.23% 0.02% 1.15% 0.13% 0.99% 
6 0.30% 0.41% 0.21% 2.51% 0.11% 0.35% 0.33% 1.93% 
7 1.65% 3.01% 1.42% 0.56% 1.73% 6.01% 2.82% 0.22% 
8 6.62% 28.64% 2.64% 0.12% 27.31% 9.68% 5.73% 0.43% 
9 1.20% 270.4% 0.44% 0.19% 1.18% 2.90% 0.07% 0.10% 
10 13.42% 5.54% 7.31% -0.17% 19.63% 52.6% 2.76% 0.45% 
 
The shaded cells indicate trials / parameters for which estimation error is greater that 
10%.  The magnitude of these parameters, shown in Table 2, are relatively small and 
most effected by analog component offsets.  Percentage error is defined in (6.48). 
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Figure 44: Estimation Error (e) for 8 Parameters Included in ˆ Cu  for Trials 1 – 10, 
Graphical Presentation of Data from Table 3 
 
Figure 45 and Figure 46 demonstrate the time-dependent behavior of the parameter 
estimation circuit.  They show how the parameter estimates ( ˆ Cu ) change with time and 
settle to their ideal values (uC) for trial #1 dictated in Table 2. 
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Figure 45: Tuning of Re ˆ ˆˆ ˆ, , ,zip zip zip AngP I G β for Test Trial #1 
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Figure 46: Tuning of Imˆ ˆˆ ˆ, , ,zip zip zip MagQ I B β  with for Test Trial #1 
 
As ˆ Cu  approaches its defined value (uC), there is an observable reduction in mismatch 
between the observed (r) and estimated load responses ( )rˆ .  Figure 47, Figure 48, and 
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Figure 49 demonstrate that, as time passes and parameter tuning is performed, the 
estimated response is able to follow the observed more closely. 
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Figure 47: Observed (Q) and Estimated ( )Qˆ  Reactive Load Responses t = 9 to 14 for 
Trial #1 
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Figure 48: Observed (Q) and Estimated ( )Qˆ  Reactive Load Response t = 209 to 214 for 
Trial #1 
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Figure 49: Observed (Q) and Estimated ( )Qˆ  Reactive Load Response t = 509 to 514 for 
Trial #1 
6.5.3. Training Time (TT) 
In [12], the authors demonstrate that estimation error is linearly proportional to the 
number of model parameters to be estimated ( pn ) as well as the variance of the ncb (
2σ cb ) 
and number of training data sample (NT) [12].  Refer to (6.49). 
 
 2Average Estimation Error pcb
T
n
N
σ∝  (6.49) 
 
For the analog method, a similar trend is observed.  Figure 50 demonstrates that 
instantaneous and average estimation error decrease as training time (TT) increases.   
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Figure 50: Effect of Time and Parameter Tuning on Instantaneous and Average Total e 
for Test Trial #1 
 
 
Where: 
 
 ( )
1
ˆInstantaneous Estimation Error
rn
k k
k
r r
=
= −∑  (6.50) 
 ( )( )
0
1
1 ˆAverage Estimation Error
r tn
k k
k t
r r t
t=
⎡ ⎤= −⎢ ⎥⎢ ⎥⎣ ⎦∑ ∫  (6.51) 
 
This trend is reflected in (6.52), an expression derived from (6.49). 
 
 2Average Estimation Error pcb
T
n
T
σ∝  (6.52) 
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The reader should note that both (6.49) and (6.52) neglect the effect of the assumed 
model structure on error.  It is assumed that hC and hˆC  are equivalent. 
6.6. OBSERVATIONS 
From the work presented in this chapter, several observations regarding analog 
methods for parameter estimation are made: 
 
• Analog and digital methods for measurement-based load modeling resemble one 
another in many respects.  Both calculate estimation error (e) from a comparison 
of observed (r) / estimated ( rˆ ) load responses and utilize this error as the basis of 
parameter tuning.  This is reflected in the similarity between Figure 39 and Figure 
1 of [12]. 
• The design of the analog parameter estimation circuit is based on a continuous-
time adaptation of the discrete / numerical gradient method.  It utilizes a set of 
analog integrators whose gains are defined by elements of the gradient matrix 
hˆC∇ . 
• To perform parameter estimation in cases where the number of parameters to be 
estimated (np) is greater than the number of observable variables (nr), the analog 
method presented in this chapter utilizes several assumptions.  The first is a 
decoupling of the gradient matrix as shown in (6.24).  The second is a first-order 
approximation of εj,k as shown in (6.39). 
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• If the initial conditions of the parameter estimates ( 0ˆ ( )C tu ) are within a stable 
solution’s (uC) region of attraction, it is expected that estimation error (e) will 
decrease over time as demonstrated in Figure 50 as well as (6.49) and (6.52). 
• The results of simulation-based tests performed for this chapter suggest an analog 
parameter estimation method is accurate and applicable to measurement-based 
load modeling.  Refer to Table 3. 
 
CHAPTER 7: CONCLUSION 
7.1. SUMMARY 
This dissertation explores how and why analog computation may be utilized to study 
several aspects of power system load behavior.  In the first chapters, it examines how 
load may be represented in a modern analog computer designed to emulate the behavior 
of a multi-bus power system and perform fast power-flow analysis.  Focus is placed on 
the design, testing, and fabrication of a printer circuit (PC) board for this purpose.  A 
prototype design and physical realization are presented in Sections 4.1 and 4.2 and test 
results presented in Section 4.3.demonstrate that it can be utilized to accurately represent 
load behavior in emulated power-flow analysis with less than 1% error.  This load 
emulator is one key component in multi-bus power system emulation.  In the steady-state, 
it may be utilized to mimic constant admittance, constant current, constant power (PQ), 
generator (PV), and reference bus behavior.  For this design, solution error is 
predominantly associated with measurement of current flow and integration.  A set of 
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design modification presented in Section 4.4.2 may be utilized to significantly reduce this 
error. 
In later chapters, the dissertation examines the effect of system size and model 
complexity on analog and hybrid (combination of analog and digital hardware) 
computation times.  Focus is placed on static security analysis (SSA) as well as a method 
to minimize these computation times through reduced actuation and data acquisition.  
Test results presented in Section 5.3 demonstrate that a hybrid contingency analysis 
method yields accurate results significantly faster than simulation.  And although pure 
emulation-based contingency analysis is faster than both simulation and the hybrid 
method (speed increases with system size), it lacks precision.  For cases in which the 
system state lies close to the safe operating limit, it is prone to falsely predict system 
security.  The hybrid is advantageous for many types of power system analysis for which 
both computation speed and solution accuracy are paramount.  It is also shown in (5.16) 
that, in an automated actuation / data acquisition scheme for analog emulation, the 
number (nA/D) and speed (tA/D) of analog-to-digital converters utilized in hardware has the 
greatest effect on data acquisition time.   
  In the final chapters, this work examines how analog hardware may be utilized to 
perform measurement-based composite load modeling.  Focus is placed on the theory, 
design, and testing of an analog circuit to estimate the parameters of an assumed load 
model from network observation.  The theory and circuit design of analog-based 
parameter estimation is outlined in Section 6.4, while test results are presented in Section 
6.5.  Analog and digital methods for measurement-based load modeling resemble one 
another in many respects.  Both calculate estimation error (e) from a comparison of 
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observed (r) / estimated ( rˆ ) load responses and utilize this error as the basis of parameter 
tuning.  The design of the analog parameter estimation circuit is based on a continuous-
time adaptation of the discrete / numerical gradient method.  It utilizes a set of analog 
integrators whose gains are defined by elements of the gradient matrix hˆC∇ .  The 
aforementioned test results demonstrate that, if the initial conditions of the parameter 
estimates ( 0ˆ ( )C tu ) are within a stable solution’s ( ˆ Cu ) region of attraction, it is expected 
that estimation error (e) will decrease over time (to zero). 
This work explores the application of analog computation to load modeling from start 
to finish.  It addresses both the creation and application of advanced load models for 
power-flow studies and power system operation.   
7.2. FUTURE WORK 
It is realized that many aspects of this work are left to be explored.  They include: 
 
• Methods to improve the accuracy and precision of analog emulation for power-
flow analysis. 
• The effect of magnitude and type of perturbations applied to the system on analog 
parameter estimation accuracy and settling time. 
• The effect of integration gains on analog parameter estimation settling time. 
• The effect of digital measurement hardware and sampling frequency on analog 
parameter estimation accuracy and settling time. 
• The utilization of higher-order system approximations as the basis for analog 
parameter estimation circuit. 
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• The application of analog parameter estimation method to estimate parameters of 
model where np > 8. 
 
They will be addressed in future conference and journal works. 
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APPENDIX A: DYNAMIC POWER-FLOW ANALYSIS 
To simulate a dynamic power system, all states and differential expressions must be 
translated from a continuous-time to a discrete-time form [13].  A set of difference 
expressions is used to approximate the time-dependent behavior previously represented 
differentially, as in (1.3).  An example, utilization of the trapezoidal rule, is shown in 
(A.1) and (A.2) [13]. 
 
th  time-step in transient responsekt k=  
length of discrete time-stept∆ =  
 number of discrete time-stepsK =  
( )= set of discrete  difference expressionsDf  
 0: 0   kk k K t t k t∃ < ≤ → = + ∆  (A.1) 
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 ( )( ) ( )( ) ( )( ) ( )( )
1
1, , , ,2
k
k
t
D k k k
t
tt t dt t t
−
−
∆ ⎡ ⎤= ≈ − +⎣ ⎦∫f x u f x u f x u f x u  (A.2) 
 
This approximation allows inclusion of the system’s dynamic behavior in a (new) set 
of algebraic constraints (h).  Numerical methods, such as the Newton-Raphson, may then 
be utilized to simulate a discrete transient response.  Refer to (A.3) through (A.5). 
 
 set of discrete power system constraints=h  
 discrete system state array of length D Dn=x  
( ) ( )( )
,
, 0
,
D D
D
D
⎛ ⎞= =⎜ ⎟⎝ ⎠
f x u
h x u
g x u
 (A.3) 
( ) ( ) ( )( )0 1D Kt t t=x x x xK  (A.4) 
( ) ( )
( )( )
( )
( )( )
1
1
1 1
,
,
m
Dm m m
D D D
m
−−
− −
⎛ ⎞∂⎜ ⎟= − ⎜ ⎟∂⎝ ⎠
h x u
x x h x u
x
J
1442443
 (A.5) 
 
However, discretization does also drastically increase the number of state variables.  This 
can have a significant effect on computation time for digital implementations.  Refer to 
(A.6). 
 ( )Dn K n= x  (A.6) 
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APPENDIX B: DERIVATION OF SPEEDUP 
To simplify (5.15), it is assumed that the number of study parameters (np), number of 
elements in the state array (nx), and number of components in the network (ncc) all 
increase linearly with the size of the network (n). 
 
 4
for IEEE Standard
Power Systems
4.7859n k n n≈ ≈p 14243  (B.1) 
 {5
for IEEE Standard
Power Systems
2n k n n≈ ≈x  (B.2) 
 6
for IEEE Standard
Power Systems
1.6462ccn k n n≈ ≈ 4243  (B.3) 
 
Again, the coefficients utilized in (B.1) through (B.3) were extracted from a linear 
regression of experimental data. Figure 51 demonstrates the (approximately) linear effect 
of nb on these parameters for the 14, 30, 57, 118, and 300-bus IEEE Standard power 
systems.  
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Figure 51: np, nx, and ncc vs. System Size for IEEE Standard Power Systems, Including 
Linear Trends Shown in (B.1) through (B.3). 
 
Using the assumptions of (B.1) through (B.3), expression (5.15) can be rewritten as 
below. 
 
 
( )
( ) ( )
2
1 2 3
4 5
EmCon
Act Acq Em
n k n k n k
k t n k t n n t n
σ α
+ +≈ + +
c
c c
 (B.4) 
 
To further simplify (B.4), the number of contingencies examined (nc) is expressed in 
terms of system size (n).  If every combination of component outages is examined, then 
(B.5) is valid.  Note that αCon refers to the level of analysis: single-contingency analysis 
(αCon  = 1), double-contingency analysis (αCon = 2), etc. 
 
 ( ) ( ) ( )1 16 6
0 0
Con Con
cc cc
k k
n n n k k n k n k
α α− −
= =
= − ≈ −∏ ∏c  (B.5) 
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Using (B.5), expression (B.4) can be rewritten as below. 
 
 
( ) ( )
( ) ( )
1
3 2
1 6 2 6 3 6 6
0
1
2
5 6 6 6 4
0
Con
Con
k
EmCon
Vio Acq Em Act
k
k k n k k n k k n k n k
k t k n t k n k n k k t n
α
ασ
α
−
=
−
=
+ + −
≈
⎡ ⎤+ − +⎣ ⎦
∏
∏
 (B.6) 
 
This expression is sufficient.  However, because most terrestrial power systems have 
more than 10,000 buses, it is important to examine the limit of this function as nb 
approaches such large values.  The limit function allows further simplification and 
elimination of “low order terms”.  Refer to (B.7) through (B.9). 
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Table 1 demonstrates that data acquisition time (tAcq) is predominantly dependent on the 
speed of analog-to-digital conversion, as shown in (B.10).  Therefore the assumption 
shown in (B.11) is valid. 
 
 A/D INC MUX WRITEt t t t>> + +  (B.10) 
 A/DAcqt t≈  (B.11) 
 
Using this assumption, a final expression for σEmCon is provided.  Refer to (5.16). 
 
 ( ) 1
5 A/D
lim
b
EmConn
k n
k t
σ α→∞ ≈  (B.12) 
 
Note that constants k1 and k5 are defined in (5.12) and (B.2) respectively. 
 
APPENDIX C: NOMENCLATURE 
Chapter 1 – Variables / Parameters 
n = number of system buses 
set of algebraic constraints to describe power system=g  
array of power network parameters / input=u  
set of differential expressions to describe the power system=f  
( ) state of the power system at time t t=x  
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 number of basic math operations required to perform power flow analysis, 
          also known as numerical complexity
PFlown =  
abstract parameter reflecting the level of detail utilized in power system component-
      modeling, ex. for simple model 0, for detailed model 0
d
d d
=
≈ >>  
number of discrete time steps considered in power-flow analysis, ex. for steady-state
       1, for dynamic 1
K
K K
=
= >  
user-defined stopping threshhold for numerical power flow calculationStopε =  
 
Chapter 2 – Variables / Parameters 
 complex voltage at bus iV i=
r
 
 network admittance matrixBus =Yr  
 element ( , ) of  Bus BusikY i k= Y
r r
 
 complex power flow from bus iS i=
r
 
maximum aggregate power demand at the load bus DemiS i=
r
 
 complex power injection at bus InjiS i=
r
 
 recovery rate constant of voltage magnitude for exponential recovery load modelMagiβ =  
 recovery rate constant of voltage angle for exponential recovery load modelAngiβ =  
 constant power injection from bus  (ZIP)  for load modelzipiS i=
r
 
constant current injection from bus  (ZIP) for load modelzipiI i=
r
 
 constant admittance at bus  (ZIP) for load modelzipiY i=
r
 
 
Chapter 3 – Variables / Parameters 
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A/D = time required for A/D converter to make single conversiont  
WRITE  time required for RAM to perform single write operationt =  
( )* / optimal with respect to data acquisition speed  number analog-to-digital
           converters utilized for data acquisition hardware
A Dn =  
f  set of characteristic functions for bus Chi i=  
complex current flow from bus iI i=
r
 
= user input for component at bus i iu  
= number of switches required to achieve full connection of -bus power systemSn n  
= complex characteristic impedance at bus ChiZ i
r
 
= internal voltage of component at bus iE i
r
 
output voltage of integrator circuitOutV =  
input voltage to integrator circuitInV =  
capacitance utilized for integrationC =  
2 feedback resistance for opamp-based integrator circuitR =  
1 input resistance for opamp-based integrator circuitR =   
initial condition for integrationbeginV =  
time at which integration is begunbegint =  
OTA current outputOutI =  
constant OTA gain coefficient, dependent on deviceOTAk =  
OTA amplifier biasing currentabcI =  
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 OTA transconductanceMg =  
 
Chapter 4 – Variables / Parameters 
, error in emulated solution at bus  as compared to simulationSol i iε =  
emulated resultEmx =  
simulated resultSimx =  
( )N th N1 N2 N3 N4voltage applied to bus  of the  dc network , , ,ki i i i iV i k V V V V=  
( )N th N1 N2 N3 N4current flow from bus  of the  dc network , , ,ki i i i iI i k I I I I=  
( )measurement resistance for all four networksMeasR =  
Id thdesired voltage to be applied to bus  of the  dc networkkiV i k=  
( )real power flow at bus  of power system emulator not equal to i iP i P′ =  
( )reactive power flow at bus  of power system emulator not equal to i iQ i Q′ =  
current flow from bus  to bus ikI i k=
r
 
 
Chapter 5 – Variables / Parameters 
( ) user-defined contingency set  by  matrixccn n= cc  
th array containing component statuses for k  contingencyk =c  
( ),  status 0,1  of  component for  contingencyth thk ic i k=  
number of contingencies in n =c c  
number of components in power systemccn =  
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 number of basic math operations required to perform contingency analysis, 
           also known as num. complexity
Conn =  
 computation time required for simulation-based contingency analysisSimCont =  
( )0 array of contingency analysis parameters: including , , and =p u λ x  
 array of secure operating limits=λ  
estimated tolerance of emulator solutionyε =  
( )0 estimated nominal value of solution i iy y=  
value of  yielded by simulation, generally considered to be idealSimi iy y=  
system security alarm (0 system secure, 1 violation exists)LARMa = = =  
tREAD – time required for RAM to perform read operation 
tINC – time required for address generator to increment memory address by single block 
tD/A – time required by D/A to perform single conversion, generally negligible. 
tMUX – time required for analog multiplexer to successfully reroute signal 
tS/H – time required for sample-and-hold circuit to stabilize output, within 0.003% of 
20Vdc 
tEm – time required for analog emulator to yield steady-state solution, includes 
initialization time 
tA/D – time required for A/D to perform single conversion 
tWRITE – time req. for RAM to perform write operation 
computation time for emulation-based contingency analysisEmCont =  
computation time for hybrid contingency analysisEmCont =  
αVio = the fraction of contingencies which present alarms 
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= speedup for emulation-based contingency analysis over simulationEmConσ  
 speedup for hybrid contingency analysis over simulationHybσ =  
 
Chapter 6 – Variables / Parameters 
state of the load / componentC =x  
f functional description of dynamic component / load behaviorC =  
parameters of the load / component modelC =u  
g static component / load behaviorC =  
observed load / component response=r  
( )h ,  true load / component characteristicC C C =x u  
( )ˆ ˆh ,  utilized to approximate h  for parameter estimationC C C C=x u  
ˆ estimated parameters of the load / component modelC =u  
ˆ estimated load / component response=r  
estimation error=e  
( )ˆe , , exact functional description ofC C C C =x u u  e  
0ˆ ˆoperating / linearization point of  C C=u u  
( )( )00ˆ ˆ ˆ ˆh gradient of h ,  with respect to C C C C C∇ = x u u  
number of observable variablesrn =  
ˆnumber of parameters utilized in assumed load / component model hp Cn =  
0ˆmatrix describing the placement of non-zero elements in decoupled hC=Γ  
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( ) ( )0 0, , , ,ˆthe component of e , ,  attributed to mismatch of j i C j C C C C i C iu uε = −x u u  
( ), ,  element of j k j kΓ = Γ  
current iterationm =  
( )ˆ current iteration of parameter estimatesmC =u  
( )1ˆ next iteration of / updated parameter estimatesmC
+ =u  
ˆ desired solution of parameter estimationC =u  
current timet =  
time-stept∆ =  
( )ˆ current parameter estimatesC t =u  
( )ˆ updated parameter estimatesC t t+ ∆ =u  
 
Appendix A – Variables / Parameters 
th  time-step in transient responsekt k=  
 length of discrete time-stept∆ =  
 number of discrete time-stepsK =  
( )= set of discrete  difference expressionsDf  
 set of discrete power system constraints=h  
 discrete system state array of length D Dn=x  
